Searched +full:0 +full:x31000000 (Results 1 – 11 of 11) sorted by relevance
| /linux/arch/arm64/boot/dts/ti/ |
| H A D | k3-am62p.dtsi | 53 ranges = <0x00 0x000f0000 0x00 0x000f0000 0x00 0x00030000>, /* Main MMRs */ 54 <0x00 0x00420000 0x00 0x00420000 0x00 0x00001000>, /* ESM0 */ 55 <0x00 0x00600000 0x00 0x00600000 0x00 0x00001100>, /* GPIO */ 56 <0x00 0x00703000 0x00 0x00703000 0x00 0x00000200>, /* USB0 debug trace */ 57 <0x00 0x0070c000 0x00 0x0070c000 0x00 0x00000200>, /* USB1 debug trace */ 58 <0x00 0x00a40000 0x00 0x00a40000 0x00 0x00000800>, /* Timesync router */ 59 <0x00 0x01000000 0x00 0x01000000 0x00 0x01b28400>, /* First peripheral window */ 60 <0x00 0x08000000 0x00 0x08000000 0x00 0x00200000>, /* Main CPSW */ 61 <0x00 0x0e000000 0x00 0x0e000000 0x00 0x01d20000>, /* Second peripheral window */ 62 <0x00 0x0fd00000 0x00 0x0fd00000 0x00 0x00020000>, /* GPU */ [all …]
|
| H A D | k3-am62.dtsi | 55 ranges = <0x00 0x000f0000 0x00 0x000f0000 0x00 0x00030000>, /* Main MMRs */ 56 <0x00 0x00420000 0x00 0x00420000 0x00 0x00001000>, /* ESM0 */ 57 <0x00 0x00600000 0x00 0x00600000 0x00 0x00001100>, /* GPIO */ 58 <0x00 0x00703000 0x00 0x00703000 0x00 0x00000200>, /* USB0 debug trace */ 59 <0x00 0x0070c000 0x00 0x0070c000 0x00 0x00000200>, /* USB1 debug trace */ 60 <0x00 0x00a40000 0x00 0x00a40000 0x00 0x00000800>, /* Timesync router */ 61 <0x00 0x01000000 0x00 0x01000000 0x00 0x01b28400>, /* First peripheral window */ 62 <0x00 0x08000000 0x00 0x08000000 0x00 0x00200000>, /* Main CPSW */ 63 <0x00 0x0e000000 0x00 0x0e000000 0x00 0x01d20000>, /* Second peripheral window */ 64 <0x00 0x0fd00000 0x00 0x0fd00000 0x00 0x00020000>, /* GPU */ [all …]
|
| H A D | k3-am62a.dtsi | 54 ranges = <0x00 0x000f0000 0x00 0x000f0000 0x00 0x00030000>, /* Main MMRs */ 55 <0x00 0x00420000 0x00 0x00420000 0x00 0x00001000>, /* ESM0 */ 56 <0x00 0x00600000 0x00 0x00600000 0x00 0x00001100>, /* GPIO */ 57 <0x00 0x00703000 0x00 0x00703000 0x00 0x00000200>, /* USB0 debug trace */ 58 <0x00 0x0070c000 0x00 0x0070c000 0x00 0x00000200>, /* USB1 debug trace */ 59 <0x00 0x00a40000 0x00 0x00a40000 0x00 0x00000800>, /* Timesync router */ 60 <0x00 0x01000000 0x00 0x01000000 0x00 0x01b28400>, /* First peripheral window */ 61 <0x00 0x08000000 0x00 0x08000000 0x00 0x00200000>, /* Main CPSW */ 62 <0x00 0x0e000000 0x00 0x0e000000 0x00 0x01d20000>, /* Second peripheral window */ 63 <0x00 0x0fd00000 0x00 0x0fd00000 0x00 0x00020000>, /* GPU */ [all …]
|
| H A D | k3-j722s.dtsi | 24 #size-cells = <0>; 46 cpu0: cpu@0 { 48 reg = <0x000>; 51 i-cache-size = <0x8000>; 54 d-cache-size = <0x8000>; 58 clocks = <&k3_clks 135 0>; 64 reg = <0x001>; 67 i-cache-size = <0x8000>; 70 d-cache-size = <0x8000>; 74 clocks = <&k3_clks 136 0>; [all …]
|
| /linux/Documentation/devicetree/bindings/gpio/ |
| H A D | fujitsu,mb86s70-gpio.yaml | 45 reg = <0x31000000 0x10000>; 48 clocks = <&clk 0 2 1>;
|
| /linux/arch/arm/mach-lpc32xx/ |
| H A D | phy3250.c | 47 .slave_channels = &pl08x_slave_channels[0], 64 OF_DEV_AUXDATA("arm,pl080", 0x31000000, "pl08xdmac", &pl08x_pd), 65 OF_DEV_AUXDATA("nxp,lpc3220-slc", 0x20020000, "20020000.flash", 67 OF_DEV_AUXDATA("nxp,lpc3220-mlc", 0x200a8000, "200a8000.flash", 88 .atag_offset = 0x100,
|
| H A D | lpc32xx.h | 17 * AHB 0 physical base addresses 19 #define LPC32XX_SLC_BASE 0x20020000 20 #define LPC32XX_SSP0_BASE 0x20084000 21 #define LPC32XX_SPI1_BASE 0x20088000 22 #define LPC32XX_SSP1_BASE 0x2008C000 23 #define LPC32XX_SPI2_BASE 0x20090000 24 #define LPC32XX_I2S0_BASE 0x20094000 25 #define LPC32XX_SD_BASE 0x20098000 26 #define LPC32XX_I2S1_BASE 0x2009C000 27 #define LPC32XX_MLC_BASE 0x200A8000 [all …]
|
| /linux/Documentation/devicetree/bindings/mmc/ |
| H A D | arasan,sdhci.yaml | 157 enum: [0, 1] 178 enum: [0, 1, 2] 179 default: 0 205 reg = <0xe0100000 0x1000>; 209 interrupts = <0 24 4>; 215 reg = <0xe2800000 0x1000>; 219 interrupts = <0 24 4>; 230 reg = <0xfe330000 0x10000>; 240 #clock-cells = <0>; 247 interrupts = <0 48 4>; [all …]
|
| /linux/arch/arm64/include/asm/ |
| H A D | insn.h | 18 AARCH64_INSN_HINT_NOP = 0x0 << 5, 19 AARCH64_INSN_HINT_YIELD = 0x1 << 5, 20 AARCH64_INSN_HINT_WFE = 0x2 << 5, 21 AARCH64_INSN_HINT_WFI = 0x3 << 5, 22 AARCH64_INSN_HINT_SEV = 0x4 << 5, 23 AARCH64_INSN_HINT_SEVL = 0x5 << 5, 25 AARCH64_INSN_HINT_XPACLRI = 0x07 << 5, 26 AARCH64_INSN_HINT_PACIA_1716 = 0x08 << 5, 27 AARCH64_INSN_HINT_PACIB_1716 = 0x0A << 5, 28 AARCH64_INSN_HINT_AUTIA_1716 = 0x0C << 5, [all …]
|
| /linux/arch/hexagon/kernel/ |
| H A D | vm_init_segtable.S | 16 * Start with mapping PA=0 to both VA=0x0 and VA=0xc000000 as 16MB large pages. 46 /* VA 0x00000000 */ 59 /* VA 0x40000000 */ 68 /* VA 0x80000000 */ 74 /*0xa8*/.word X,X,X,X 77 /*0xa9*/.word BKPG_IO(0xa9000000),BKPG_IO(0xa9000000),BKPG_IO(0xa9000000),BKPG_IO(0xa9000000) 79 /*0xa9*/.word X,X,X,X 81 /*0xaa*/.word X,X,X,X 82 /*0xab*/.word X,X,X,X 83 /*0xac*/.word X,X,X,X [all …]
|
| /linux/drivers/net/ethernet/broadcom/bnx2x/ |
| H A D | bnx2x_hsi.h | 17 #define FW_ENCODE_32BIT_PATTERN 0x1e1e1e1e 23 #define BNX2X_MAX_ISCSI_TRGT_CONN_MASK 0xFFFF 24 #define BNX2X_MAX_ISCSI_TRGT_CONN_SHIFT 0 25 #define BNX2X_MAX_ISCSI_INIT_CONN_MASK 0xFFFF0000 31 #define BNX2X_MAX_FCOE_TRGT_CONN_MASK 0xFFFF 32 #define BNX2X_MAX_FCOE_TRGT_CONN_SHIFT 0 33 #define BNX2X_MAX_FCOE_INIT_CONN_MASK 0xFFFF0000 42 #define PIN_CFG_NA 0x00000000 43 #define PIN_CFG_GPIO0_P0 0x00000001 44 #define PIN_CFG_GPIO1_P0 0x00000002 [all …]
|