Home
last modified time | relevance | path

Searched +full:0 +full:x00c00000 (Results 1 – 25 of 74) sorted by relevance

123

/freebsd/sys/arm64/include/
H A Dvfp.h37 #define VFPCR_AHP (0x04000000) /* alt. half-precision: */
38 #define VFPCR_DN (0x02000000) /* default NaN enable */
39 #define VFPCR_FZ (0x01000000) /* flush to zero enabled */
40 #define VFPCR_INIT 0 /* Default fpcr after exec */
43 #define VFPCR_RMODE_MASK (0x00c00000) /* rounding mode mask */
44 #define VFPCR_RMODE_RN (0x00000000) /* round nearest */
45 #define VFPCR_RMODE_RPI (0x00400000) /* round to plus infinity */
46 #define VFPCR_RMODE_RNI (0x00800000) /* round to neg infinity */
47 #define VFPCR_RMODE_RM (0x00c00000) /* round to zero */
50 #define VFPCR_STRIDE_MASK (0x00300000)
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/qcom/
H A Dmsm8992-lg-h815.dts26 qcom,msm-id = <0xfb 0x0>;
27 qcom,pmic-id = <0x10009 0x1000a 0x0 0x0>;
28 qcom,board-id = <0xb64 0x0>;
39 reg = <0x0 0x06000000 0x0 0x00001000>;
45 reg = <0x0 0x0ff00000 0x0 0x00100000>;
46 console-size = <0x20000>;
47 pmsg-size = <0x20000>;
48 record-size = <0x10000>;
49 ecc-size = <0x10>;
53 reg = <0x0 0x03400000 0x0 0x00c00000>;
[all …]
/freebsd/sys/contrib/device-tree/src/powerpc/
H A Dbluestone.dts16 dcr-parent = <&{/cpus/cpu@0}>;
26 #size-cells = <0>;
28 cpu@0 {
31 reg = <0x00000000>;
32 clock-frequency = <0>; /* Filled in by U-Boot */
33 timebase-frequency = <0>; /* Filled in by U-Boot */
46 reg = <0x00000000 0x00000000 0x00000000>; /* Filled in by U-Boot */
52 cell-index = <0>;
53 dcr-reg = <0x0c0 0x009>;
54 #address-cells = <0>;
[all …]
H A Dstorcenter.dts30 #size-cells = <0>;
32 PowerPC,8241@0 {
34 reg = <0>;
37 bus-frequency = <0>; /* from bootwrapper */
47 reg = <0x00000000 0x04000000>; /* 64MB @ 0x0 */
55 store-gathering = <0>; /* 0 == off, !0 == on */
56 ranges = <0x0 0xfc000000 0x100000>;
57 reg = <0xfc000000 0x100000>; /* EUMB */
58 bus-frequency = <0>; /* fixed by loader */
62 #size-cells = <0>;
[all …]
H A Damigaone.dts20 #size-cells = <0>;
22 cpu@0 {
24 reg = <0>;
29 timebase-frequency = <0>; // 33.3 MHz, from U-boot
30 clock-frequency = <0>; // From U-boot
31 bus-frequency = <0>; // From U-boot
37 reg = <0 0>; // From U-boot
44 bus-range = <0 0xff>;
45 ranges = <0x01000000 0 0x00000000 0xfe000000 0 0x00c00000 // PCI I/O
46 0x02000000 0 0x80000000 0x80000000 0 0x7d000000 // PCI memory
[all …]
H A Dmpc8379_mds.dts26 #size-cells = <0>;
28 PowerPC,8379@0 {
30 reg = <0x0>;
35 timebase-frequency = <0>;
36 bus-frequency = <0>;
37 clock-frequency = <0>;
43 reg = <0x00000000 0x20000000>; // 512MB at 0
50 reg = <0xe0005000 0x1000>;
51 interrupts = <77 0x8>;
55 ranges = <0 0x0 0xfe000000 0x02000000
[all …]
H A Dmpc8377_wlan.dts28 #size-cells = <0>;
30 PowerPC,8377@0 {
32 reg = <0x0>;
37 timebase-frequency = <0>;
38 bus-frequency = <0>;
39 clock-frequency = <0>;
45 reg = <0x00000000 0x20000000>; // 512MB at 0
52 reg = <0xe0005000 0x1000>;
53 interrupts = <77 0x8>;
55 ranges = <0x0 0x0 0xfc000000 0x04000000>;
[all …]
/freebsd/sys/arm/include/
H A Dvfp.h44 #define VFPSID_IMPLEMENTOR_MASK (0xff000000)
45 #define VFPSID_HARDSOFT_IMP (0x00800000)
48 #define VFPSID_SUBVERSION2_MASK (0x000f0000) /* version 1 and 2 */
49 #define VFPSID_SUBVERSION3_MASK (0x007f0000) /* version 3 */
50 #define VFP_ARCH1 0x0
51 #define VFP_ARCH2 0x1
52 #define VFP_ARCH3 0x2
54 #define VFPSID_PARTNUMBER_MASK (0x0000ff00)
56 #define VFPSID_VARIANT_MASK (0x000000f0)
57 #define VFPSID_REVISION_MASK 0x0f
[all …]
/freebsd/sys/dev/sound/macio/
H A Ddavbusreg.h36 #define DAVBUS_SOUND_CTRL 0x00
37 #define DAVBUS_CODEC_CTRL 0x10
38 #define DAVBUS_CODEC_STATUS 0x20
39 #define DAVBUS_CLIP_COUNT 0x30
40 #define DAVBUS_BYTE_SWAP 0x40
44 * but the controller itself uses subframe 0 to communicate with the codec.
49 #define DAVBUS_INPUT_SUBFRAME0 0x00000001
50 #define DAVBUS_INPUT_SUBFRAME1 0x00000002
51 #define DAVBUS_INPUT_SUBFRAME2 0x00000004
52 #define DAVBUS_INPUT_SUBFRAME3 0x00000008
[all …]
/freebsd/sys/contrib/device-tree/src/arm/nxp/imx/
H A Dimx1-apf9328.dts19 reg = <0x08000000 0x00800000>;
25 pinctrl-0 = <&pinctrl_i2c>;
31 pinctrl-0 = <&pinctrl_uart1>;
38 pinctrl-0 = <&pinctrl_uart2>;
45 pinctrl-0 = <&pinctrl_weim>;
48 nor: flash@0,0 {
50 reg = <0 0x00000000 0x02000000>;
52 fsl,weim-cs-timing = <0x00330e04 0x00000d01>;
59 pinctrl-0 = <&pinctrl_eth>;
61 reg = <4 0x00c00000 0x2>,
[all …]
/freebsd/sys/dev/rtwn/rtl8192c/
H A Dr92c_tx_desc.h28 #define R92C_FLAGS0_BMCAST 0x01
29 #define R92C_FLAGS0_LSG 0x04
30 #define R92C_FLAGS0_FSG 0x08
31 #define R92C_FLAGS0_OWN 0x80
34 #define R92C_TXDW1_MACID_M 0x0000001f
35 #define R92C_TXDW1_MACID_S 0
36 #define R92C_TXDW1_AGGEN 0x00000020
37 #define R92C_TXDW1_AGGBK 0x00000040
39 #define R92C_TXDW1_QSEL_M 0x00001f00
42 #define R92C_TXDW1_QSEL_BE 0x00 /* or 0x03 */
[all …]
/freebsd/sys/contrib/device-tree/Bindings/media/
H A Dqcom,msm8996-venus.yaml114 reg = <0x00c00000 0xff000>;
122 iommus = <&venus_smmu 0x00>,
123 <&venus_smmu 0x01>,
124 <&venus_smmu 0x0a>,
125 <&venus_smmu 0x07>,
126 <&venus_smmu 0x0e>,
127 <&venus_smmu 0x0f>,
128 <&venus_smmu 0x08>,
129 <&venus_smmu 0x09>,
130 <&venus_smmu 0x0b>,
[all …]
/freebsd/sys/dev/ispfw/
H A Dasm_2700.h38 0x0501f06c, 0x00122000, 0x00100000, 0x00014f80,
39 0x00000009, 0x0000000c, 0x00000000, 0x785ad0d5,
40 0x00000040, 0x0000f206, 0x20434f50, 0x59524947,
41 0x48542032, 0x30323220, 0x514c4f47, 0x49432043,
42 0x4f52504f, 0x52415449, 0x4f4e2020, 0x20495350,
43 0x32377878, 0x20466972, 0x6d776172, 0x65202020,
44 0x56657273, 0x696f6e20, 0x2020392e, 0x31322e30,
45 0x30202024, 0x00000000, 0x0000002f, 0x00000000,
46 0x00000000, 0x00000000, 0x00000000, 0x00100000,
47 0x00100000, 0x00014f80, 0xffffffff, 0x00122004,
[all …]
H A Dasm_2800.h38 0x0501f078, 0x00124000, 0x00100000, 0x00017380,
39 0x00000009, 0x0000000c, 0x00000001, 0x785ad0d5,
40 0x00000080, 0x0001f626, 0x20434f50, 0x59524947,
41 0x48542032, 0x30323320, 0x514c4f47, 0x49432043,
42 0x4f52504f, 0x52415449, 0x4f4e2020, 0x20495350,
43 0x32387878, 0x20466972, 0x6d776172, 0x65202020,
44 0x56657273, 0x696f6e20, 0x2020392e, 0x31322e30,
45 0x31202024, 0x00000000, 0x00000092, 0x00000000,
46 0x00000000, 0x00000000, 0x00000000, 0x00100000,
47 0x00100000, 0x00017380, 0xffffffff, 0x00124004,
[all …]
H A Dasm_2600.h38 0x0501f06c, 0x0011b000, 0x00100000, 0x00011c0f,
39 0x00000008, 0x00000008, 0x000000e7, 0x0078d0d5,
40 0x00000020, 0x00000006, 0x20434f50, 0x59524947,
41 0x48542032, 0x30313920, 0x514c4f47, 0x49432043,
42 0x4f52504f, 0x52415449, 0x4f4e2020, 0x20495350,
43 0x38337878, 0x20466972, 0x6d776172, 0x65202020,
44 0x56657273, 0x696f6e20, 0x2020382e, 0x30382e32,
45 0x33312020, 0x24000000, 0x00000026, 0x00000000,
46 0x00000000, 0x00000000, 0x00000000, 0x00100000,
47 0x00100000, 0x00011c0f, 0xffffffff, 0x0011b004,
[all …]
/freebsd/sys/dev/rtwn/rtl8812a/
H A Dr12a_tx_desc.h35 #define R12A_FLAGS0_BMCAST 0x01
36 #define R12A_FLAGS0_LSG 0x04
37 #define R12A_FLAGS0_FSG 0x08
38 #define R12A_FLAGS0_OWN 0x80
41 #define R12A_TXDW1_MACID_M 0x0000003f
42 #define R12A_TXDW1_MACID_S 0
43 #define R12A_TXDW1_QSEL_M 0x00001f00
46 #define R12A_TXDW1_QSEL_BE 0x00 /* or 0x03 */
47 #define R12A_TXDW1_QSEL_BK 0x01 /* or 0x02 */
48 #define R12A_TXDW1_QSEL_VI 0x04 /* or 0x05 */
[all …]
/freebsd/sys/dev/rtwn/
H A Dif_rtwnreg.h23 #define R92C_MIN_TX_PWR 0x00
24 #define R92C_MAX_TX_PWR 0x3f
33 #define RTWN_FLAGS0_OWN 0x80
37 #define RTWN_TXDW1_CIPHER_M 0x00c00000
39 #define RTWN_TXDW1_CIPHER_NONE 0
55 #define RTWN_RXDW0_PKTLEN_M 0x00003fff
56 #define RTWN_RXDW0_PKTLEN_S 0
57 #define RTWN_RXDW0_CRCERR 0x00004000
58 #define RTWN_RXDW0_ICVERR 0x00008000
59 #define RTWN_RXDW0_INFOSZ_M 0x000f0000
[all …]
/freebsd/sys/contrib/device-tree/src/arm/marvell/
H A Darmada-385-db-ap.dts26 reg = <0x00000000 0x80000000>; /* 2GB */
30 ranges = <MBUS_ID(0xf0, 0x01) 0 0xf1000000 0x100000
31 MBUS_ID(0x01, 0x1d) 0 0xfff00000 0x100000
32 MBUS_ID(0x09, 0x19) 0 0xf1100000 0x10000
33 MBUS_ID(0x09, 0x15) 0 0xf1110000 0x10000
34 MBUS_ID(0x0c, 0x04) 0 0xf1200000 0x100000>;
39 pinctrl-0 = <&i2c0_pins>;
54 pinctrl-0 = <&mdio_pins>;
72 pinctrl-0 = <&uart0_pins>;
82 pinctrl-0 = <&uart1_pins>;
[all …]
/freebsd/lib/msun/arm/
H A Dfenv.h42 #define FE_INVALID 0x0001
43 #define FE_DIVBYZERO 0x0002
44 #define FE_OVERFLOW 0x0004
45 #define FE_UNDERFLOW 0x0008
46 #define FE_INEXACT 0x0010
48 #define FE_DENORMAL 0x0080
57 #define VFP_FE_TONEAREST 0x00000000
58 #define VFP_FE_UPWARD 0x00400000
59 #define VFP_FE_DOWNWARD 0x00800000
60 #define VFP_FE_TOWARDZERO 0x00c00000
[all …]
/freebsd/contrib/elftoolchain/libpe/
H A Dpe.h75 #define IMAGE_FILE_MACHINE_UNKNOWN 0x0 /* not specified */
76 #define IMAGE_FILE_MACHINE_AM33 0x1d3 /* Matsushita AM33 */
77 #define IMAGE_FILE_MACHINE_AMD64 0x8664 /* x86-64 */
78 #define IMAGE_FILE_MACHINE_ARM 0x1c0 /* ARM LE */
79 #define IMAGE_FILE_MACHINE_ARMNT 0x1c4 /* ARMv7(or higher) Thumb */
80 #define IMAGE_FILE_MACHINE_ARM64 0xaa64 /* ARMv8 64-bit */
81 #define IMAGE_FILE_MACHINE_EBC 0xebc /* EFI byte code */
82 #define IMAGE_FILE_MACHINE_I386 0x14c /* x86 */
83 #define IMAGE_FILE_MACHINE_IA64 0x200 /* IA64 */
84 #define IMAGE_FILE_MACHINE_M32R 0x9041 /* Mitsubishi M32R LE */
[all …]
/freebsd/sys/contrib/device-tree/src/powerpc/fsl/
H A Db4qds.dtsi51 reg = <0xf 0xfe124000 0 0x2000>;
52 ranges = <0 0 0xf 0xe8000000 0x08000000
53 2 0 0xf 0xff800000 0x00010000
54 3 0 0xf 0xffdf0000 0x00008000>;
56 nor@0,0 {
60 reg = <0x0 0x0 0x8000000>;
65 nand@2,0 {
69 reg = <0x2 0x0 0x10000>;
71 partition@0 {
74 reg = <0x0 0x00100000>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/ti/
H A Dk3-am62-phycore-som.dtsi31 reg = <0x00000000 0x80000000 0x00000000 0x80000000>;
41 reg = <0x00 0x9ca00000 0x00 0x00100000>;
42 record-size = <0x8000>;
43 console-size = <0x8000>;
44 ftrace-size = <0x00>;
45 pmsg-size = <0x8000>;
49 reg = <0x00 0x9e780000 0x00 0x80000>;
50 alignment = <0x1000>;
55 reg = <0x00 0x9e800000 0x00 0x01800000>; /* for OP-TEE */
56 alignment = <0x1000>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/mediatek/
H A Dmt8365-evk.dts40 pinctrl-0 = <&gpio_keys>;
53 reg = <0 0x40000000 0 0xc0000000>;
56 usb_otg_vbus: regulator-0 {
73 reg = <0 0x43000000 0 0x30000>;
77 * +-----------------------+ 0x43e0_0000
79 * +-----------------------+ 0x43c0_0000
81 * + TZDRAM +--------------+ 0x4340_0000
83 * +-----------------------+ 0x4320_0000
87 reg = <0 0x43200000 0 0x00c00000>;
99 pinctrl-0 = <&aud_default_pins>;
[all …]
H A Dmt8195-demo.dts38 pinctrl-0 = <&gpio_keys_pins>;
40 key-0 {
51 reg = <0 0x40000000 0x2 0x00000000>;
61 * +-----------------------+ 0x43e0_0000
63 * +-----------------------+ 0x43c0_0000
65 * + TZDRAM +--------------+ 0x4340_0000
67 * +-----------------------+ 0x4320_0000
71 reg = <0 0x43200000 0 0x00c00000>;
76 reg = <0 0x50000000 0 0x2900000>;
82 reg = <0 0x53000000 0 0x1400000>; /* 20 MB */
[all …]
/freebsd/sys/dev/age/
H A Dif_agereg.h36 #define VENDORID_ATTANSIC 0x1969
41 #define DEVICEID_ATTANSIC_L1 0x1048
43 #define AGE_VPD_REG_CONF_START 0x0100
44 #define AGE_VPD_REG_CONF_END 0x01FF
45 #define AGE_VPD_REG_CONF_SIG 0x5A
47 #define AGE_SPI_CTRL 0x200
48 #define SPI_STAT_NOT_READY 0x00000001
49 #define SPI_STAT_WR_ENB 0x00000002
50 #define SPI_STAT_WRP_ENB 0x00000080
51 #define SPI_INST_MASK 0x000000FF
[all …]

123