Home
last modified time | relevance | path

Searched +full:- +full:4 +full:g (Results 1 – 25 of 1107) sorted by relevance

12345678910>>...45

/linux/Documentation/userspace-api/media/v4l/
H A Dpixfmt-rgb.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
4 .. _pixfmt-rgb:
23 (including capture queues of mem-to-mem devices) fill the alpha component in
26 but can set the alpha bit to a user-configurable value, the
27 :ref:`V4L2_CID_ALPHA_COMPONENT <v4l2-alpha-component>` control is used to
32 :ref:`Output <output>` devices (including output queues of mem-to-mem devices
45 - In all the tables that follow, bit 7 is the most significant bit in a byte.
46 - 'r', 'g' and 'b' denote bits of the red, green and blue components
55 based on the order of the RGB components as seen in a 8-, 16- or 32-bit word,
57 noted by the presence of bit 31 in the 4CC value), and on the number of bits
[all …]
H A Dpixfmt-srggb10-ipu3.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
4 .. _v4l2-pix-fmt-ipu3-sbggr10:
5 .. _v4l2-pix-fmt-ipu3-sgbrg10:
6 .. _v4l2-pix-fmt-ipu3-sgrbg10:
7 .. _v4l2-pix-fmt-ipu3-srggb10:
14 10-bit Bayer formats
25 In other respects this format is similar to :ref:`V4L2-PIX-FMT-SRGGB10`.
37 .. flat-table::
39 * - start + 0:
40 - B\ :sub:`0000low`
[all …]
H A Dmetafmt-vsp1-hgo.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
4 .. _v4l2-meta-fmt-vsp1-hgo:
10 Renesas R-Car VSP1 1-D Histogram Data
16 This format describes histogram data generated by the Renesas R-Car VSP1 1-D
21 computes the minimum, maximum and sum of all pixels as well as per-channel
29 - In *64 bins normal mode*, the HGO operates on the three channels independently
30 to compute three 64-bins histograms. RGB, YCbCr and HSV image formats are
32 - In *64 bins maximum mode*, the HGO operates on the maximum of the (R, G, B)
33 channels to compute a single 64-bins histogram. Only the RGB image format is
35 - In *256 bins normal mode*, the HGO operates on the Y channel to compute a
[all …]
H A Dpixfmt-srggb14p.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
4 .. _V4L2-PIX-FMT-SRGGB14P:
5 .. _v4l2-pix-fmt-sbggr14p:
6 .. _v4l2-pix-fmt-sgbrg14p:
7 .. _v4l2-pix-fmt-sgrbg14p:
18 14-bit packed Bayer formats
30 Each n-pixel row contains n/2 green samples and n/2 blue or red samples,
31 with alternating green-red and green-blue rows. They are conventionally
46 .. flat-table::
47 :header-rows: 0
[all …]
H A Dpixfmt-srggb12p.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
4 .. _V4L2-PIX-FMT-SRGGB12P:
5 .. _v4l2-pix-fmt-sbggr12p:
6 .. _v4l2-pix-fmt-sgbrg12p:
7 .. _v4l2-pix-fmt-sgrbg12p:
14 12-bit packed Bayer formats
15 ---------------------------
27 Each n-pixel row contains n/2 green samples and n/2 blue or red
28 samples, with alternating green-red and green-blue rows. They are
38 .. flat-table::
[all …]
H A Dmt2110t.svg1 <?xml version="1.0" encoding="UTF-8"?>
2 <!-- SPDX-License-Identifier: GPL-2.0 OR GFDL-1.1-no-invariants-or-later -->
3 <!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN" "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
4-rule="evenodd" stroke-width="28.222" stroke-linejoin="round" xmlns="http://www.w3.org/2000/svg" x…
14 <font id="EmbeddedFont_1" horiz-adv-x="2048">
15 …<font-face font-family="Liberation Sans embedded" units-per-em="2048" font-weight="normal" font-st…
16 <missing-glyph horiz-adv-x="2048" d="M 0,0 L 2047,0 2047,2047 0,2047 0,0 Z"/>
17-adv-x="1033" d="M 191,-425 C 142,-425 100,-421 67,-414 L 67,-279 C 92,-283 120,-285 151,-285 263,
18 …<glyph unicode="x" horiz-adv-x="1006" d="M 801,0 L 510,444 217,0 23,0 408,556 41,1082 240,1082 510…
19 …glyph unicode="w" horiz-adv-x="1509" d="M 1174,0 L 965,0 776,765 740,934 C 734,904 725,861 712,805…
[all …]
H A Dpixfmt-srggb10p.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
4 .. _V4L2-PIX-FMT-SRGGB10P:
5 .. _v4l2-pix-fmt-sbggr10p:
6 .. _v4l2-pix-fmt-sgbrg10p:
7 .. _v4l2-pix-fmt-sgrbg10p:
17 10-bit packed Bayer formats
25 bytes. Each of the first 4 bytes contain the 8 high order bits
29 Each n-pixel row contains n/2 green samples and n/2 blue or red samples,
30 with alternating green-red and green-blue rows. They are conventionally
39 .. flat-table::
[all …]
/linux/drivers/media/platform/samsung/exynos-gsc/
H A Dgsc-regs.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright (c) 2011 - 2012 Samsung Electronics Co., Ltd.
6 * Register definition file for Samsung G-Scaler driver
12 /* G-Scaler enable */
18 /* G-Scaler S/W reset */
22 /* G-Scaler IRQ */
29 /* G-Scaler input control */
35 #define GSC_IN_ROT_90 (4 << 16)
55 #define GSC_IN_YUV422_1P (4 << 8)
58 #define GSC_IN_TILE_TYPE_MASK (1 << 4)
[all …]
/linux/drivers/gpu/drm/exynos/
H A Dregs-gsc.h1 /* SPDX-License-Identifier: GPL-2.0-only */
2 /* linux/drivers/gpu/drm/exynos/regs-gsc.h
7 * Register definition file for Samsung G-Scaler driver
13 /* G-Scaler enable */
26 #define GSC_ENABLE_ON_CLEAR_MASK (1 << 4)
27 #define GSC_ENABLE_ON_CLEAR_ONESHOT (1 << 4)
33 /* G-Scaler S/W reset */
37 /* G-Scaler IRQ */
45 /* G-Scaler input control */
55 #define GSC_IN_ROT_90 (4 << 16)
[all …]
/linux/tools/testing/selftests/ublk/
H A Dtest_stress_05.sh2 # SPDX-License-Identifier: GPL-2.0
22 [ "$UBLK_TEST_QUIET" -eq 0 ] && echo "run ublk IO vs. remove device(ublk add $*)"
24 fio --name=job1 --filename=/dev/ublkb"${dev_id}" --ioengin
[all...]
/linux/lib/crc/x86/
H A Dcrc-pclmul-consts.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
5 …* ./scripts/gen-crc-consts.py x86_pclmul crc16_msb_0x8bb7,crc32_lsb_0xedb88320,crc32_lsb_0x82f63b7…
11 * CRC folding constants generated for most-significant-bit-first CRC-16 using
12 * G(x) = x^16 + x^15 + x^11 + x^9 + x^8 + x^7 + x^5 + x^4 + x^2 + x^1 + x^0
24 .bswap_mask = {15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0},
26 0xdccf000000000000, /* LO64_TERMS: (x^2000 mod G) * x^48 */
27 0x4b0b000000000000, /* HI64_TERMS: (x^2064 mod G) * x^48 */
30 0x9d9d000000000000, /* LO64_TERMS: (x^976 mod G) * x^48 */
31 0x7cf5000000000000, /* HI64_TERMS: (x^1040 mod G) * x^48 */
34 0x044c000000000000, /* LO64_TERMS: (x^464 mod G) * x^48 */
[all …]
/linux/drivers/gpu/drm/msm/dp/
H A Ddp_utils.c1 /* SPDX-License-Identifier: GPL-2.0-only */
14 u8 c[4]; in msm_dp_utils_get_g0_value()
15 u8 g[4]; in msm_dp_utils_get_g0_value() local
19 for (i = 0; i < 4; i++) in msm_dp_utils_get_g0_value()
22 g[0] = c[3]; in msm_dp_utils_get_g0_value()
23 g[1] = c[0] ^ c[3]; in msm_dp_utils_get_g0_value()
24 g[2] = c[1]; in msm_dp_utils_get_g0_value()
25 g[3] = c[2]; in msm_dp_utils_get_g0_value()
27 for (i = 0; i < 4; i++) in msm_dp_utils_get_g0_value()
28 ret_data = ((g[i] & 0x01) << i) | ret_data; in msm_dp_utils_get_g0_value()
[all …]
/linux/Documentation/sound/soc/
H A Ddapm-graph.svg1 <?xml version="1.0" encoding="UTF-8" standalone="no"?>
2 <!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
4 <!-- Generated by graphviz version 2.43.0 (0)
5 -->
6 <!-- Title: G Pages: 1 -->
9 <g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 626)">
10 <title>G</title>
11 <polygon fill="white" stroke="transparent" points="-4,4 -4,-626 896,-626 896,4 -4,4"/>
12 <g id="clust1" class="cluster">
14 <polygon fill="none" stroke="dodgerblue" points="8,-537 8,-614 102,-614 102,-537 8,-537"/>
[all …]
/linux/include/dt-bindings/memory/
H A Dmt8186-memory-port.h1 /* SPDX-License-Identifier: GPL-2.0-only */
11 #include <dt-bindings/memory/mtk-memory-port.h>
15 * 0 ~ 4G; 4G ~ 8G; 8G ~ 12G; 12G ~ 16G, we could adjust these masters
18 * b) The iova of any master can NOT cross the 4G/8G/12G boundary.
22 * modules dma-address-region larbs-ports
23 * disp 0 ~ 4G larb0/1/2
24 * vcodec 4G ~ 8G larb4/7
25 * cam/mdp 8G ~ 12G the other larbs.
26 * N/A 12G ~ 16G
28 * CCU1 0x24400_0000 ~ 0x247ff_ffff larb14: port 4/5
[all …]
H A Dmediatek,mt8189-memory-port.h1 /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
9 #include <dt-bindings/memory/mtk-memory-port.h>
15 #define SMI_L7_ID (4)
27 * 0 ~ 4G; 4G ~ 8G; 8G ~ 12G; 12G ~ 16G, we could adjust these masters
30 * b) The iova of any master can NOT cross the 4G/8G/12G boundary.
34 * modules dma-address-region larbs-ports
35 * disp/mdp 0 ~ 4G larb0/1/2
36 * vcodec 4G ~ 8G larb4/7
37 * imgsys/cam/ipesys 8G ~ 12G the other larbs.
38 * N/A 12G ~ 16G
[all …]
/linux/lib/crypto/x86/
H A Dsha256-avx2-asm.S2 # Implement fast SHA-256 with AVX2 instructions. (x86_64)
21 # - Redistributions of source code must retain the above
25 # - Redistributions in binary form must reproduce the above
41 # This code is described in an Intel White-Paper:
42 # "Fast SHA-256 Implementations on Intel Architecture Processors"
48 # This code schedules 2 blocks at a time, with 4 lanes per block
59 # Add reg to mem using reg-mem add and store
86 SHUF_00BA = %ymm10 # shuffle xBxA -> 00BA
87 SHUF_DC00 = %ymm12 # shuffle xDxC -> DC00
105 g = %r10d define
[all …]
H A Dsha256-avx-asm.S2 # Implement fast SHA-256 with AVX1 instructions. (x86_64)
21 # - Redistributions of source code must retain the above
25 # - Redistributions in binary form must reproduce the above
40 # This code is described in an Intel White-Paper:
41 # "Fast SHA-256 Implementations on Intel Architecture Processors"
47 # This code schedules 1 block at a time, with 4 lanes per block
58 # Add reg to mem using reg-mem add and store
66 shld $(32-(\p1)), \p2, \p2
93 SHUF_00BA = %xmm10 # shuffle xBxA -> 00BA
94 SHUF_DC00 = %xmm12 # shuffle xDxC -> DC00
[all …]
H A Dsha256-ssse3-asm.S2 # Implement fast SHA-256 with SSSE3 instructions. (x86_64)
21 # - Redistributions of source code must retain the above
25 # - Redistributions in binary form must reproduce the above
41 # This code is described in an Intel White-Paper:
42 # "Fast SHA-256 Implementations on Intel Architecture Processors"
57 # Add reg to mem using reg-mem add and store
86 SHUF_00BA = %xmm10 # shuffle xBxA -> 00BA
87 SHUF_DC00 = %xmm11 # shuffle xDxC -> DC00
103 g = %r10d define
137 h = g
[all …]
/linux/drivers/platform/raspberrypi/vchiq-mmal/
H A Dmmal-encodings.h1 /* SPDX-License-Identifier: GPL-2.0 */
16 #define MMAL_ENCODING_H264 MMAL_FOURCC('H', '2', '6', '4')
18 #define MMAL_ENCODING_MP4V MMAL_FOURCC('M', 'P', '4', 'V')
30 #define MMAL_ENCODING_MJPEG MMAL_FOURCC('M', 'J', 'P', 'G')
32 #define MMAL_ENCODING_JPEG MMAL_FOURCC('J', 'P', 'E', 'G')
33 #define MMAL_ENCODING_GIF MMAL_FOURCC('G', 'I', 'F', ' ')
34 #define MMAL_ENCODING_PNG MMAL_FOURCC('P', 'N', 'G', ' ')
36 #define MMAL_ENCODING_TGA MMAL_FOURCC('T', 'G', 'A', ' ')
39 #define MMAL_ENCODING_I420 MMAL_FOURCC('I', '4', '2', '0')
40 #define MMAL_ENCODING_I420_SLICE MMAL_FOURCC('S', '4', '2', '0')
[all …]
/linux/lib/crc/riscv/
H A Dcrc-clmul-consts.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
5 …* ./scripts/gen-crc-consts.py riscv_clmul crc16_msb_0x8bb7,crc32_msb_0x04c11db7,crc32_lsb_0xedb883…
18 * Constants generated for most-significant-bit-first CRC-16 using
19 * G(x) = x^16 + x^15 + x^11 + x^9 + x^8 + x^7 + x^5 + x^4 + x^2 + x^1 + x^0
23 .fold_across_2_longs_const_hi = 0x0000000000001faa, /* x^192 mod G */
24 .fold_across_2_longs_const_lo = 0x000000000000a010, /* x^128 mod G */
25 .barrett_reduction_const_1 = 0xfb2d2bfc0e99d245, /* floor(x^79 / G) */
26 .barrett_reduction_const_2 = 0x0000000000008bb7, /* G - x^16 */
28 .fold_across_2_longs_const_hi = 0x00005890, /* x^96 mod G */
29 .fold_across_2_longs_const_lo = 0x0000f249, /* x^64 mod G */
[all …]
/linux/drivers/staging/most/dim2/
H A Dhal.c1 // SPDX-License-Identifier: GPL-2.0
3 * hal.c - DIM2 HAL implementation
6 * Copyright (C) 2015-2016, Microchip Technology Germany II GmbH & Co. KG
25 * Number of 32-bit units for DBR map.
29 * 4: block size is 128, max allocation is 4K
37 /* -------------------------------------------------------------------------- */
50 /* -------------------------------------------------------------------------- */
64 /* -------------------------------------------------------------------------- */
84 static struct lld_global_vars_t g = { false }; variable
86 /* -------------------------------------------------------------------------- */
[all …]
/linux/drivers/iio/accel/
H A Dbma400.h1 /* SPDX-License-Identifier: GPL-2.0-only */
16 * Read-Only Registers
56 #define BMA400_INT_STAT_ENG_OVRRUN_MASK BIT(4)
74 * Read-write configuration registers
87 #define BMA400_ACC_CONFIG1_NP_OSR_MASK GENMASK(5, 4)
119 (gen_intr - 1) * BMA400_NUM_GENINT_CONFIG_REGS + \
123 #define BMA400_GENINT_CONFIG0_DATA_SRC_MASK BIT(4)
161 #define BMA400_TAP_CONFIG1_QUIETDT_MASK GENMASK(5, 4)
162 #define BMA400_TAP_TIM_LIST_LEN 4
167 * converting to micro values for +-2g range.
[all …]
/linux/drivers/net/ethernet/microchip/lan966x/
H A Dlan966x_regs.h1 /* SPDX-License-Identifier: (GPL-2.0 OR MIT) */
3 /* This file is autogenerated by cml-utils 2021-10-10 13:25:08 +0200.
35 #define AFI_PORT_FRM_OUT(g) __REG(TARGET_AFI, 0, 1, 98816, g, 10, 8, 0, 0, 1, 4) argument
44 #define AFI_PORT_CFG(g) __REG(TARGET_AFI, 0, 1, 98816, g, 10, 8, 4, 0, 1, 4) argument
59 #define ANA_ADVLEARN __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 0, 0, 1, 4)
68 #define ANA_VLANMASK __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 8, 0, 1, 4)
71 #define ANA_ANAINTR __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 16, 0, 1, 4)
86 #define ANA_AUTOAGE __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 44, 0, 1, 4)
95 #define ANA_MIRRORPORTS __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 60, 0, 1, 4)
104 #define ANA_EMIRRORPORTS __REG(TARGET_ANA, 0, 1, 29824, 0, 1, 244, 64, 0, 1, 4)
[all …]
/linux/include/uapi/drm/
H A Ddrm_fourcc.h39 * further describe the buffer's format - for example tiling or compression.
42 * ----------------
56 * vendor-namespaced, and as such the relationship between a fourcc code and a
58 * may preserve meaning - such as number of planes - from the fourcc code,
64 * a modifier: a buffer may match a 64-pixel aligned modifier and a 32-pixel
76 * - Kernel and user-space drivers: for drivers it's important that modifiers
80 * - Higher-level programs interfacing with KMS/GBM/EGL/Vulkan/etc: these users
93 * -----------------------
98 * upstream in-kernel or open source userspace user does not apply.
116 #define DRM_FORMAT_C4 fourcc_code('C', '4', ' ', ' ') /* [7:0] C0:C1 4:4 two pixels/byte */
[all …]
/linux/drivers/net/ethernet/brocade/bna/
H A Dbfa_defs_mfg_comm.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Linux network driver for QLogic BR-series Converged Network Adapter.
6 * Copyright (c) 2005-2014 Brocade Communications Systems, Inc.
7 * Copyright (c) 2014-2015 QLogic Corporation
27 #define BFA_MFG_HDR_LEN 4
30 #define STRSZ(_n) (((_n) + 4) & ~3)
35 BFA_MFG_TYPE_FC8P2 = 825, /*!< 8G 2port FC card */
36 BFA_MFG_TYPE_FC8P1 = 815, /*!< 8G 1port FC card */
37 BFA_MFG_TYPE_FC4P2 = 425, /*!< 4G 2port FC card */
38 BFA_MFG_TYPE_FC4P1 = 415, /*!< 4G 1port FC card */
[all …]

12345678910>>...45