Home
last modified time | relevance | path

Searched defs:dpll (Results 1 – 25 of 30) sorted by relevance

12

/linux/drivers/dpll/
H A Ddpll_netlink.c34 dpll_msg_add_dev_handle(struct sk_buff *msg, struct dpll_device *dpll) in dpll_msg_add_dev_handle() argument
110 dpll_msg_add_mode(struct sk_buff * msg,struct dpll_device * dpll,struct netlink_ext_ack * extack) dpll_msg_add_mode() argument
127 dpll_msg_add_mode_supported(struct sk_buff * msg,struct dpll_device * dpll,struct netlink_ext_ack * extack) dpll_msg_add_mode_supported() argument
159 dpll_msg_add_phase_offset_monitor(struct sk_buff * msg,struct dpll_device * dpll,struct netlink_ext_ack * extack) dpll_msg_add_phase_offset_monitor() argument
179 dpll_msg_add_freq_monitor(struct sk_buff * msg,struct dpll_device * dpll,struct netlink_ext_ack * extack) dpll_msg_add_freq_monitor() argument
200 dpll_msg_add_phase_offset_avg_factor(struct sk_buff * msg,struct dpll_device * dpll,struct netlink_ext_ack * extack) dpll_msg_add_phase_offset_avg_factor() argument
220 dpll_msg_add_lock_status(struct sk_buff * msg,struct dpll_device * dpll,struct netlink_ext_ack * extack) dpll_msg_add_lock_status() argument
244 dpll_msg_add_temp(struct sk_buff * msg,struct dpll_device * dpll,struct netlink_ext_ack * extack) dpll_msg_add_temp() argument
263 dpll_msg_add_clock_quality_level(struct sk_buff * msg,struct dpll_device * dpll,struct netlink_ext_ack * extack) dpll_msg_add_clock_quality_level() argument
289 struct dpll_device *dpll = ref->dpll; dpll_msg_add_pin_prio() local
311 struct dpll_device *dpll = ref->dpll; dpll_msg_add_pin_on_dpll_state() local
333 struct dpll_device *dpll = ref->dpll; dpll_msg_add_pin_direction() local
353 struct dpll_device *dpll = ref->dpll; dpll_msg_add_pin_phase_adjust() local
376 struct dpll_device *dpll = ref->dpll; dpll_msg_add_phase_offset() local
399 struct dpll_device *dpll = ref->dpll; dpll_msg_add_ffo() local
429 struct dpll_device *dpll = ref->dpll; dpll_msg_add_measured_freq() local
460 struct dpll_device *dpll = ref->dpll; dpll_msg_add_pin_freq() local
501 struct dpll_device *dpll = ref->dpll; dpll_msg_add_pin_esync() local
547 struct dpll_device *dpll = ref->dpll; dpll_msg_add_pin_ref_sync() local
746 dpll_device_get_one(struct dpll_device * dpll,struct sk_buff * msg,struct netlink_ext_ack * extack) dpll_device_get_one() argument
790 dpll_device_event_send(enum dpll_cmd event,struct dpll_device * dpll) dpll_device_event_send() argument
820 dpll_device_create_ntf(struct dpll_device * dpll) dpll_device_create_ntf() argument
826 dpll_device_delete_ntf(struct dpll_device * dpll) dpll_device_delete_ntf() argument
840 __dpll_device_change_ntf(struct dpll_device * dpll) __dpll_device_change_ntf() argument
855 dpll_device_change_ntf(struct dpll_device * dpll) dpll_device_change_ntf() argument
948 dpll_mode_set(struct dpll_device * dpll,struct nlattr * a,struct netlink_ext_ack * extack) dpll_mode_set() argument
987 dpll_phase_offset_monitor_set(struct dpll_device * dpll,struct nlattr * a,struct netlink_ext_ack * extack) dpll_phase_offset_monitor_set() argument
1012 dpll_phase_offset_avg_factor_set(struct dpll_device * dpll,struct nlattr * a,struct netlink_ext_ack * extack) dpll_phase_offset_avg_factor_set() argument
1029 dpll_freq_monitor_set(struct dpll_device * dpll,struct nlattr * a,struct netlink_ext_ack * extack) dpll_freq_monitor_set() argument
1061 struct dpll_device *dpll; dpll_pin_freq_set() local
1126 struct dpll_device *dpll; dpll_pin_esync_set() local
1206 struct dpll_device *dpll; dpll_pin_ref_sync_state_set() local
1338 dpll_pin_state_set(struct dpll_device * dpll,struct dpll_pin * pin,enum dpll_pin_state state,struct netlink_ext_ack * extack) dpll_pin_state_set() argument
1366 dpll_pin_prio_set(struct dpll_device * dpll,struct dpll_pin * pin,u32 prio,struct netlink_ext_ack * extack) dpll_pin_prio_set() argument
1393 dpll_pin_direction_set(struct dpll_pin * pin,struct dpll_device * dpll,enum dpll_pin_direction direction,struct netlink_ext_ack * extack) dpll_pin_direction_set() argument
1427 struct dpll_device *dpll; dpll_pin_phase_adj_set() local
1506 struct dpll_device *dpll; dpll_pin_parent_device_set() local
1833 struct dpll_device *dpll_match = NULL, *dpll; dpll_device_find() local
1901 struct dpll_device *dpll; dpll_nl_device_id_get_doit() local
1933 struct dpll_device *dpll = info->user_ptr[0]; dpll_nl_device_get_doit() local
1959 dpll_set_from_nlattr(struct dpll_device * dpll,struct genl_info * info) dpll_set_from_nlattr() argument
1998 struct dpll_device *dpll = info->user_ptr[0]; dpll_nl_device_set_doit() local
2006 struct dpll_device *dpll; dpll_nl_device_get_dumpit() local
[all...]
/linux/drivers/dpll/zl3073x/
H A Ddpll.c48 struct zl3073x_dpll *dpll; global() member
97 zl3073x_dpll_pin_direction_get(const struct dpll_pin * dpll_pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,enum dpll_pin_direction * direction,struct netlink_ext_ack * extack) zl3073x_dpll_pin_direction_get() argument
125 zl3073x_dpll_input_pin_esync_get(const struct dpll_pin * dpll_pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,struct dpll_pin_esync * esync,struct netlink_ext_ack * extack) zl3073x_dpll_input_pin_esync_get() argument
162 zl3073x_dpll_input_pin_esync_set(const struct dpll_pin * dpll_pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,u64 freq,struct netlink_ext_ack * extack) zl3073x_dpll_input_pin_esync_set() argument
297 zl3073x_dpll_input_pin_ffo_get(const struct dpll_pin * dpll_pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,s64 * ffo,struct netlink_ext_ack * extack) zl3073x_dpll_input_pin_ffo_get() argument
310 zl3073x_dpll_input_pin_measured_freq_get(const struct dpll_pin * dpll_pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,u64 * measured_freq,struct netlink_ext_ack * extack) zl3073x_dpll_input_pin_measured_freq_get() argument
325 zl3073x_dpll_input_pin_frequency_get(const struct dpll_pin * dpll_pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,u64 * frequency,struct netlink_ext_ack * extack) zl3073x_dpll_input_pin_frequency_get() argument
342 zl3073x_dpll_input_pin_frequency_set(const struct dpll_pin * dpll_pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,u64 frequency,struct netlink_ext_ack * extack) zl3073x_dpll_input_pin_frequency_set() argument
389 zl3073x_dpll_input_pin_phase_offset_get(const struct dpll_pin * dpll_pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,s64 * phase_offset,struct netlink_ext_ack * extack) zl3073x_dpll_input_pin_phase_offset_get() argument
445 zl3073x_dpll_input_pin_phase_adjust_get(const struct dpll_pin * dpll_pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,s32 * phase_adjust,struct netlink_ext_ack * extack) zl3073x_dpll_input_pin_phase_adjust_get() argument
478 zl3073x_dpll_input_pin_phase_adjust_set(const struct dpll_pin * dpll_pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,s32 phase_adjust,struct netlink_ext_ack * extack) zl3073x_dpll_input_pin_phase_adjust_set() argument
550 zl3073x_dpll_input_pin_state_on_dpll_get(const struct dpll_pin * dpll_pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,enum dpll_pin_state * state,struct netlink_ext_ack * extack) zl3073x_dpll_input_pin_state_on_dpll_get() argument
563 zl3073x_dpll_input_pin_state_on_dpll_set(const struct dpll_pin * dpll_pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,enum dpll_pin_state state,struct netlink_ext_ack * extack) zl3073x_dpll_input_pin_state_on_dpll_set() argument
649 zl3073x_dpll_input_pin_prio_get(const struct dpll_pin * dpll_pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,u32 * prio,struct netlink_ext_ack * extack) zl3073x_dpll_input_pin_prio_get() argument
661 zl3073x_dpll_input_pin_prio_set(const struct dpll_pin * dpll_pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,u32 prio,struct netlink_ext_ack * extack) zl3073x_dpll_input_pin_prio_set() argument
692 zl3073x_dpll_output_pin_esync_get(const struct dpll_pin * dpll_pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,struct dpll_pin_esync * esync,struct netlink_ext_ack * extack) zl3073x_dpll_output_pin_esync_get() argument
750 zl3073x_dpll_output_pin_esync_set(const struct dpll_pin * dpll_pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,u64 freq,struct netlink_ext_ack * extack) zl3073x_dpll_output_pin_esync_set() argument
807 zl3073x_dpll_output_pin_frequency_get(const struct dpll_pin * dpll_pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,u64 * frequency,struct netlink_ext_ack * extack) zl3073x_dpll_output_pin_frequency_get() argument
822 zl3073x_dpll_output_pin_frequency_set(const struct dpll_pin * dpll_pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,u64 frequency,struct netlink_ext_ack * extack) zl3073x_dpll_output_pin_frequency_set() argument
896 zl3073x_dpll_output_pin_phase_adjust_get(const struct dpll_pin * dpll_pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,s32 * phase_adjust,struct netlink_ext_ack * extack) zl3073x_dpll_output_pin_phase_adjust_get() argument
919 zl3073x_dpll_output_pin_phase_adjust_set(const struct dpll_pin * dpll_pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,s32 phase_adjust,struct netlink_ext_ack * extack) zl3073x_dpll_output_pin_phase_adjust_set() argument
943 zl3073x_dpll_output_pin_state_on_dpll_get(const struct dpll_pin * dpll_pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,enum dpll_pin_state * state,struct netlink_ext_ack * extack) zl3073x_dpll_output_pin_state_on_dpll_get() argument
955 zl3073x_dpll_temp_get(const struct dpll_device * dpll,void * dpll_priv,s32 * temp,struct netlink_ext_ack * extack) zl3073x_dpll_temp_get() argument
974 zl3073x_dpll_lock_status_get(const struct dpll_device * dpll,void * dpll_priv,enum dpll_lock_status * status,enum dpll_lock_status_error * status_error,struct netlink_ext_ack * extack) zl3073x_dpll_lock_status_get() argument
1018 zl3073x_dpll_supported_modes_get(const struct dpll_device * dpll,void * dpll_priv,unsigned long * modes,struct netlink_ext_ack * extack) zl3073x_dpll_supported_modes_get() argument
1041 zl3073x_dpll_mode_get(const struct dpll_device * dpll,void * dpll_priv,enum dpll_mode * mode,struct netlink_ext_ack * extack) zl3073x_dpll_mode_get() argument
1071 zl3073x_dpll_phase_offset_avg_factor_get(const struct dpll_device * dpll,void * dpll_priv,u32 * factor,struct netlink_ext_ack * extack) zl3073x_dpll_phase_offset_avg_factor_get() argument
1083 zl3073x_dpll_phase_offset_avg_factor_set(const struct dpll_device * dpll,void * dpll_priv,u32 factor,struct netlink_ext_ack * extack) zl3073x_dpll_phase_offset_avg_factor_set() argument
1117 zl3073x_dpll_mode_set(const struct dpll_device * dpll,void * dpll_priv,enum dpll_mode mode,struct netlink_ext_ack * extack) zl3073x_dpll_mode_set() argument
1179 zl3073x_dpll_phase_offset_monitor_get(const struct dpll_device * dpll,void * dpll_priv,enum dpll_feature_state * state,struct netlink_ext_ack * extack) zl3073x_dpll_phase_offset_monitor_get() argument
1195 zl3073x_dpll_phase_offset_monitor_set(const struct dpll_device * dpll,void * dpll_priv,enum dpll_feature_state state,struct netlink_ext_ack * extack) zl3073x_dpll_phase_offset_monitor_set() argument
1208 zl3073x_dpll_freq_monitor_get(const struct dpll_device * dpll,void * dpll_priv,enum dpll_feature_state * state,struct netlink_ext_ack * extack) zl3073x_dpll_freq_monitor_get() argument
1224 zl3073x_dpll_freq_monitor_set(const struct dpll_device * dpll,void * dpll_priv,enum dpll_feature_state state,struct netlink_ext_ack * extack) zl3073x_dpll_freq_monitor_set() argument
[all...]
/linux/drivers/net/ethernet/intel/ice/
H A Dice_dpll.c202 ice_dpll_frequency_set(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,const u32 frequency,struct netlink_ext_ack * extack,enum ice_dpll_pin_type pin_type) ice_dpll_frequency_set() argument
240 ice_dpll_input_frequency_set(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,u64 frequency,struct netlink_ext_ack * extack) ice_dpll_input_frequency_set() argument
265 ice_dpll_output_frequency_set(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,u64 frequency,struct netlink_ext_ack * extack) ice_dpll_output_frequency_set() argument
291 ice_dpll_frequency_get(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,u64 * frequency,struct netlink_ext_ack * extack,enum ice_dpll_pin_type pin_type) ice_dpll_frequency_get() argument
324 ice_dpll_input_frequency_get(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,u64 * frequency,struct netlink_ext_ack * extack) ice_dpll_input_frequency_get() argument
349 ice_dpll_output_frequency_get(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,u64 * frequency,struct netlink_ext_ack * extack) ice_dpll_output_frequency_get() argument
374 ice_dpll_sw_pin_frequency_set(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,u64 frequency,struct netlink_ext_ack * extack) ice_dpll_sw_pin_frequency_set() argument
414 ice_dpll_sw_pin_frequency_get(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,u64 * frequency,struct netlink_ext_ack * extack) ice_dpll_sw_pin_frequency_get() argument
812 ice_dpll_hw_input_prio_set(struct ice_pf * pf,struct ice_dpll * dpll,struct ice_dpll_pin * pin,const u32 prio,struct netlink_ext_ack * extack) ice_dpll_hw_input_prio_set() argument
848 ice_dpll_lock_status_get(const struct dpll_device * dpll,void * dpll_priv,enum dpll_lock_status * status,enum dpll_lock_status_error * status_error,struct netlink_ext_ack * extack) ice_dpll_lock_status_get() argument
877 ice_dpll_mode_get(const struct dpll_device * dpll,void * dpll_priv,enum dpll_mode * mode,struct netlink_ext_ack * extack) ice_dpll_mode_get() argument
903 ice_dpll_phase_offset_monitor_set(const struct dpll_device * dpll,void * dpll_priv,enum dpll_feature_state state,struct netlink_ext_ack * extack) ice_dpll_phase_offset_monitor_set() argument
934 ice_dpll_phase_offset_monitor_get(const struct dpll_device * dpll,void * dpll_priv,enum dpll_feature_state * state,struct netlink_ext_ack * extack) ice_dpll_phase_offset_monitor_get() argument
971 ice_dpll_pin_state_set(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,bool enable,struct netlink_ext_ack * extack,enum ice_dpll_pin_type pin_type) ice_dpll_pin_state_set() argument
1014 ice_dpll_output_state_set(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,enum dpll_pin_state state,struct netlink_ext_ack * extack) ice_dpll_output_state_set() argument
1049 ice_dpll_input_state_set(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,enum dpll_pin_state state,struct netlink_ext_ack * extack) ice_dpll_input_state_set() argument
1078 ice_dpll_pin_state_get(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,enum dpll_pin_state * state,struct netlink_ext_ack * extack,enum ice_dpll_pin_type pin_type) ice_dpll_pin_state_get() argument
1123 ice_dpll_output_state_get(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,enum dpll_pin_state * state,struct netlink_ext_ack * extack) ice_dpll_output_state_get() argument
1149 ice_dpll_input_state_get(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,enum dpll_pin_state * state,struct netlink_ext_ack * extack) ice_dpll_input_state_get() argument
1284 ice_dpll_ufl_pin_state_set(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,enum dpll_pin_state state,struct netlink_ext_ack * extack) ice_dpll_ufl_pin_state_set() argument
1397 ice_dpll_sw_pin_state_get(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,enum dpll_pin_state * state,struct netlink_ext_ack * extack) ice_dpll_sw_pin_state_get() argument
1453 ice_dpll_sma_pin_state_set(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,enum dpll_pin_state state,struct netlink_ext_ack * extack) ice_dpll_sma_pin_state_set() argument
1517 ice_dpll_input_prio_get(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,u32 * prio,struct netlink_ext_ack * extack) ice_dpll_input_prio_get() argument
1549 ice_dpll_input_prio_set(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,u32 prio,struct netlink_ext_ack * extack) ice_dpll_input_prio_set() argument
1569 ice_dpll_sw_input_prio_get(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,u32 * prio,struct netlink_ext_ack * extack) ice_dpll_sw_input_prio_get() argument
1588 ice_dpll_sw_input_prio_set(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,u32 prio,struct netlink_ext_ack * extack) ice_dpll_sw_input_prio_set() argument
1624 ice_dpll_input_direction(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,enum dpll_pin_direction * direction,struct netlink_ext_ack * extack) ice_dpll_input_direction() argument
1649 ice_dpll_output_direction(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,enum dpll_pin_direction * direction,struct netlink_ext_ack * extack) ice_dpll_output_direction() argument
1676 ice_dpll_pin_sma_direction_set(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,enum dpll_pin_direction direction,struct netlink_ext_ack * extack) ice_dpll_pin_sma_direction_set() argument
1714 ice_dpll_pin_sw_direction_get(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,enum dpll_pin_direction * direction,struct netlink_ext_ack * extack) ice_dpll_pin_sw_direction_get() argument
1748 ice_dpll_pin_phase_adjust_get(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,s32 * phase_adjust,struct netlink_ext_ack * extack) ice_dpll_pin_phase_adjust_get() argument
1782 ice_dpll_pin_phase_adjust_set(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,s32 phase_adjust,struct netlink_ext_ack * extack,enum ice_dpll_pin_type type) ice_dpll_pin_phase_adjust_set() argument
1851 ice_dpll_input_phase_adjust_set(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,s32 phase_adjust,struct netlink_ext_ack * extack) ice_dpll_input_phase_adjust_set() argument
1879 ice_dpll_output_phase_adjust_set(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,s32 phase_adjust,struct netlink_ext_ack * extack) ice_dpll_output_phase_adjust_set() argument
1907 ice_dpll_sw_phase_adjust_get(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,s32 * phase_adjust,struct netlink_ext_ack * extack) ice_dpll_sw_phase_adjust_get() argument
1942 ice_dpll_sw_phase_adjust_set(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,s32 phase_adjust,struct netlink_ext_ack * extack) ice_dpll_sw_phase_adjust_set() argument
1986 ice_dpll_phase_offset_get(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,s64 * phase_offset,struct netlink_ext_ack * extack) ice_dpll_phase_offset_get() argument
2062 ice_dpll_output_esync_set(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,u64 freq,struct netlink_ext_ack * extack) ice_dpll_output_esync_set() argument
2117 ice_dpll_output_esync_get(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,struct dpll_pin_esync * esync,struct netlink_ext_ack * extack) ice_dpll_output_esync_get() argument
2166 ice_dpll_input_esync_set(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,u64 freq,struct netlink_ext_ack * extack) ice_dpll_input_esync_set() argument
2221 ice_dpll_input_esync_get(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,struct dpll_pin_esync * esync,struct netlink_ext_ack * extack) ice_dpll_input_esync_get() argument
2270 ice_dpll_sw_esync_set(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,u64 freq,struct netlink_ext_ack * extack) ice_dpll_sw_esync_set() argument
2306 ice_dpll_sw_esync_get(const struct dpll_pin * pin,void * pin_priv,const struct dpll_device * dpll,void * dpll_priv,struct dpll_pin_esync * esync,struct netlink_ext_ack * extack) ice_dpll_sw_esync_get() argument
3131 ice_dpll_unregister_pins(struct dpll_device * dpll,struct ice_dpll_pin * pins,const struct dpll_pin_ops * ops,int count) ice_dpll_unregister_pins() argument
3185 ice_dpll_register_pins(struct dpll_device * dpll,struct ice_dpll_pin * pins,const struct dpll_pin_ops * ops,int count) ice_dpll_register_pins() argument
[all...]
/linux/drivers/net/ethernet/mellanox/mlx5/core/
H A Ddpll.c11 struct dpll_device *dpll; member
146 mlx5_dpll_device_lock_status_get(const struct dpll_device *dpll, void *priv, in mlx5_dpll_device_lock_status_get() argument
163 static int mlx5_dpll_device_mode_get(const struct dpll_device *dpll, in mlx5_dpll_device_mode_get() argument
200 static int mlx5_dpll_clock_quality_level_get(const struct dpll_device *dpll, in mlx5_dpll_clock_quality_level_get() argument
259 const struct dpll_device *dpll, in mlx5_dpll_pin_direction_get() argument
270 const struct dpll_device *dpll, in mlx5_dpll_state_on_dpll_get() argument
288 const struct dpll_device *dpll, in mlx5_dpll_state_on_dpll_set() argument
302 const struct dpll_device *dpll, void *dpll_priv, in mlx5_dpll_ffo_get() argument
[all...]
/linux/drivers/gpu/drm/gma500/
H A Dpsb_intel_display.c108 u32 dpll = 0, fp = 0, dspcntr, pipeconf; in psb_intel_crtc_mode_set() local
311 u32 dpll; in psb_intel_crtc_clock_get() local
H A Dcdv_intel_display.c585 u32 dpll = 0, dspcntr, pipeconf; in cdv_intel_crtc_mode_set() local
843 u32 dpll; in cdv_intel_crtc_clock_get() local
/linux/drivers/ata/
H A Dpata_hpt3x2n.c312 int dpll = hpt3x2n_use_dpll(ap, qc->tf.flags & ATA_TFLAG_WRITE); in hpt3x2n_qc_defer() local
328 int dpll = hpt3x2n_use_dpll(ap, qc->tf.flags & ATA_TFLAG_WRITE); in hpt3x2n_qc_issue() local
H A Dpata_hpt37x.c948 int dpll, adjust; in hpt37x_init_one() local
/linux/arch/arm64/boot/dts/sprd/
H A Dsharkl3.dtsi123 dpll: dpll@0 { label
/linux/drivers/clk/rockchip/
H A Dclk-rv1108.c19 apll, dpll, gpll, enumerator
H A Dclk-rk3036.c21 apll, dpll, gpll, enumerator
H A Dclk-rk3328.c21 apll, dpll, cpll, gpll, npll, enumerator
H A Dclk-rk3228.c19 apll, dpll, cpll, gpll, enumerator
H A Dclk-rv1126b.c24 gpll, cpll, aupll, dpll enumerator
H A Dclk-rk3308.c18 apll, dpll, vpll0, vpll1, enumerator
H A Dclk-rk3128.c18 apll, dpll, cpll, gpll, enumerator
H A Dclk-px30.c18 apll, dpll, cpll, npll, apll_b_h, apll_b_l, enumerator
H A Dclk-rk3368.c17 apllb, aplll, dpll, cpll, gpll, npll, enumerator
H A Dclk-rk3528.c24 apll, cpll, gpll, ppll, dpll, enumerator
H A Dclk-rv1126.c28 apll, dpll, cpll, hpll, enumerator
H A Dclk-rk3399.c19 lpll, bpll, dpll, cpll, gpll, npll, vpll, enumerator
H A Dclk-rk3288.c24 apll, dpll, cpll, gpll, npll, enumerator
/linux/drivers/gpu/drm/renesas/rcar-du/
H A Drcar_du_crtc.c84 struct dpll_info *dpll, in rcar_du_dpll_divider() argument
218 struct dpll_info dpll in rcar_du_crtc_set_display_timing() local
[all...]
/linux/drivers/gpu/drm/i915/display/
H A Dintel_dvo.c422 u32 dpll[I915_MAX_PIPES]; intel_dvo_init_dev() local
H A Dintel_display_types.h624 struct dpll { struct
1143 struct dpll dpll; member
647 pdpll global() argument

12