drm/amd/display: Update IPS sequential_ono requirement checks[why & how]ASICs that require special RCG/PG programming are determined basedon hw_internal_rev. Update these checks to properly inclu
drm/amd/display: Update IPS sequential_ono requirement checks[why & how]ASICs that require special RCG/PG programming are determined basedon hw_internal_rev. Update these checks to properly include all suchASICs.Reviewed-by: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com>Signed-off-by: Ovidiu Bunea <Ovidiu.Bunea@amd.com>Signed-off-by: Ray Wu <ray.wu@amd.com>Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
show more ...
drm/amd/display: w/a to program DISPCLK_R_GATE_DISABLE DCN35[WHY & HOW]Cursor corruption observed on USBC display with specific system setup with areboot. Cursor memory might still in the lightsl
drm/amd/display: w/a to program DISPCLK_R_GATE_DISABLE DCN35[WHY & HOW]Cursor corruption observed on USBC display with specific system setup with areboot. Cursor memory might still in the lightsleep state due to voltageissue, we need program DISPCLK_R_GATE_DISABLE to avoid this issue only onDCN35.Reviewed-by: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com>Signed-off-by: Yihan Zhu <Yihan.Zhu@amd.com>Signed-off-by: Wayne Lin <wayne.lin@amd.com>Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drm/amd/display: correct register Clock Gater incorrectly disabled[why]The "dpp35_dppclk_control" routine is incorrectly disabling the register clock gaterwhen the DPP is enabled.The "DISPCLK_R
drm/amd/display: correct register Clock Gater incorrectly disabled[why]The "dpp35_dppclk_control" routine is incorrectly disabling the register clock gaterwhen the DPP is enabled.The "DISPCLK_R_GATE_DISABLE" should never be set to 1 in the normal operating mode.This will disable the clock gater and the DPPCLK register clock branch will always be running.As a consequence, the dynamic power will be higher than expected.Reviewed-by: Alvin Lee <alvin.lee2@amd.com>Signed-off-by: Charlene Liu <Charlene.Liu@amd.com>Signed-off-by: Aurabindo Pillai <aurabindo.pillai@amd.com>Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drm/amd/display: Implement bias and scale pre sclwhy:New scaler needs the input to be full range color space. This will also fixissues that come up due to not having a predefined limited color sp
drm/amd/display: Implement bias and scale pre sclwhy:New scaler needs the input to be full range color space. This will also fixissues that come up due to not having a predefined limited color space matrixfor certain color spaceshow:Use bias and scale HW to expand the range of limited color spaces to fullbefore the scalerReviewed-by: Krunoslav Kovac <krunoslav.kovac@amd.com>Signed-off-by: Jerry Zuo <jerry.zuo@amd.com>Signed-off-by: Relja Vojvodic <relja.vojvodic@amd.com>Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drm/amd/display: Remove unnecessary files[Why & How]We accidentally upstream unnecessary files. Remove them.Reviewed-by: Tom Chung <chiahsuan.chung@amd.com>Signed-off-by: Wayne Lin <Wayne.Lin@a
drm/amd/display: Remove unnecessary files[Why & How]We accidentally upstream unnecessary files. Remove them.Reviewed-by: Tom Chung <chiahsuan.chung@amd.com>Signed-off-by: Wayne Lin <Wayne.Lin@amd.com>Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drm/amd/display: Toggle additional RCO options in DCN35[Why]With root clock optimization now enabled for DCN35 thereare still RCO registers still not being toggled[How]Add in logic to toggle R
drm/amd/display: Toggle additional RCO options in DCN35[Why]With root clock optimization now enabled for DCN35 thereare still RCO registers still not being toggled[How]Add in logic to toggle RCO registers for DPPCLK,DPSTREAMCLK and DSCCLKReviewed-by: Charlene Liu <charlene.liu@amd.com>Acked-by: Roman Li <roman.li@amd.com>Signed-off-by: Daniel Miess <daniel.miess@amd.com>Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drm/amd/display: Refactor DPP into a component directory[WHY & HOW]Move all dpp files to a new dpp directory.Reviewed-by: Martin Leung <martin.leung@amd.com>Acked-by: Alex Hung <alex.hung@amd.c
drm/amd/display: Refactor DPP into a component directory[WHY & HOW]Move all dpp files to a new dpp directory.Reviewed-by: Martin Leung <martin.leung@amd.com>Acked-by: Alex Hung <alex.hung@amd.com>Signed-off-by: Revalla Hari Krishna <harikrishna.revalla@amd.com>Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>Signed-off-by: Alex Deucher <alexander.deucher@amd.com>