#
5690879d |
| 31-Aug-2016 |
Maxime Ripard <maxime.ripard@free-electrons.com> |
clk: sunxi-ng: Add A23 CCU
Add support for the clock unit found in the A23. Due to the similarities with the A33, it also shares its clock IDs to allow sharing the DTSI.
Signed-off-by: Maxime Ripar
clk: sunxi-ng: Add A23 CCU
Add support for the clock unit found in the A23. Due to the similarities with the A33, it also shares its clock IDs to allow sharing the DTSI.
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Acked-by: Chen-Yu Tsai <wens@csie.org>
show more ...
|
#
d05c748b |
| 24-Aug-2016 |
Maxime Ripard <maxime.ripard@free-electrons.com> |
clk: sunxi-ng: Add A33 CCU support
This commit introduces the clocks found in the Allwinner A33 CCU.
Since this SoC is very similar to the A23, and we share a significant share of the DTSI, the clo
clk: sunxi-ng: Add A33 CCU support
This commit introduces the clocks found in the Allwinner A33 CCU.
Since this SoC is very similar to the A23, and we share a significant share of the DTSI, the clock IDs that are going to be used will also be shared with the A23, hence the name of the various header files.
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Acked-by: Chen-Yu Tsai <wens@csie.org>
show more ...
|
#
aa152335 |
| 30-Aug-2016 |
Maxime Ripard <maxime.ripard@free-electrons.com> |
clk: sunxi-ng: Add N-class clocks support
Add support for the class with a single factor, N, being a multiplier.
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Acked-by: Chen-Yu Ts
clk: sunxi-ng: Add N-class clocks support
Add support for the class with a single factor, N, being a multiplier.
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Acked-by: Chen-Yu Tsai <wens@csie.org>
show more ...
|
#
c6e6c96d |
| 25-Aug-2016 |
Chen-Yu Tsai <wens@csie.org> |
clk: sunxi-ng: Add A31/A31s clocks
Add a new style driver for the clock control unit in Allwinner A31/A31s.
A few clocks are still missing:
- MIPI PLL's HDMI mode support - EMAC clock
Sig
clk: sunxi-ng: Add A31/A31s clocks
Add a new style driver for the clock control unit in Allwinner A31/A31s.
A few clocks are still missing:
- MIPI PLL's HDMI mode support - EMAC clock
Signed-off-by: Chen-Yu Tsai <wens@csie.org> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
show more ...
|
#
cc926387 |
| 15-Aug-2016 |
Daniel Vetter <daniel.vetter@ffwll.ch> |
Merge remote-tracking branch 'airlied/drm-next' into drm-intel-next-queued
Backmerge because too many conflicts, and also we need to get at the latest struct fence patches from Gustavo. Requested by
Merge remote-tracking branch 'airlied/drm-next' into drm-intel-next-queued
Backmerge because too many conflicts, and also we need to get at the latest struct fence patches from Gustavo. Requested by Chris Wilson.
Signed-off-by: Daniel Vetter <daniel.vetter@intel.com>
show more ...
|
#
a2071cd7 |
| 10-Aug-2016 |
Ingo Molnar <mingo@kernel.org> |
Merge branch 'linus' into locking/urgent, to pick up fixes
Signed-off-by: Ingo Molnar <mingo@kernel.org>
|
#
b6aa3922 |
| 08-Aug-2016 |
Mauro Carvalho Chehab <mchehab@s-opensource.com> |
Merge tag 'v4.8-rc1' into patchwork
Linux 4.8-rc1
* tag 'v4.8-rc1': (6093 commits) Linux 4.8-rc1 block: rename bio bi_rw to bi_opf target: iblock_execute_sync_cache() should use bio_set_op_at
Merge tag 'v4.8-rc1' into patchwork
Linux 4.8-rc1
* tag 'v4.8-rc1': (6093 commits) Linux 4.8-rc1 block: rename bio bi_rw to bi_opf target: iblock_execute_sync_cache() should use bio_set_op_attrs() mm: make __swap_writepage() use bio_set_op_attrs() block/mm: make bdev_ops->rw_page() take a bool for read/write fs: return EPERM on immutable inode ramoops: use persistent_ram_free() instead of kfree() for freeing prz ramoops: use DT reserved-memory bindings NTB: ntb_hw_intel: use local variable pdev NTB: ntb_hw_intel: show BAR size in debugfs info ntb_test: Add a selftest script for the NTB subsystem ntb_perf: clear link_is_up flag when the link goes down. ntb_pingpong: Add a debugfs file to get the ping count ntb_tool: Add link status and files to debugfs ntb_tool: Postpone memory window initialization for the user ntb_perf: Wait for link before running test ntb_perf: Return results by reading the run file ntb_perf: Improve thread handling to increase robustness ntb_perf: Schedule based on time not on performance ntb_transport: Check the number of spads the hardware supports ...
show more ...
|
#
1056c9bd |
| 30-Jul-2016 |
Linus Torvalds <torvalds@linux-foundation.org> |
Merge tag 'clk-for-linus-4.8' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux
Pull clk updates from Michael Turquette: "The bulk of the changes are updates and fixes to existing clk prov
Merge tag 'clk-for-linus-4.8' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux
Pull clk updates from Michael Turquette: "The bulk of the changes are updates and fixes to existing clk provider drivers, along with a pretty standard number of new drivers. The core recieved a small number of updates as well.
Core changes of note: - removed CLK_IS_ROOT flag
New clk provider drivers: - Renesas r8a7796 clock pulse generator / module standby and software reset - Allwinner sun8i H3 clock controller unit - AmLogic meson8b clock controller (rewritten) - AmLogic gxbb clock controller - support for some new ICs was added by simple changes to static data tables for chips sharing the same family
Driver updates of note: - the Allwinner sunxi clock driver infrastucture was rewritten to comform to the state of the art at drivers/clk/sunxi-ng. The old implementation is still supported for backwards compatibility with the DT ABI"
* tag 'clk-for-linus-4.8' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux: (162 commits) clk: Makefile: re-sort and clean up Revert "clk: gxbb: expose CLKID_MMC_PCLK" clk: samsung: Allow modular build of the Audio Subsystem CLKCON driver clk: samsung: make clk-s5pv210-audss explicitly non-modular clk: exynos5433: remove CLK_IGNORE_UNUSED flag from SPI clocks clk: oxnas: Add hardware dependencies clk: imx7d: do not set parent of ethernet time/ref clocks ARM: dt: sun8i: switch the H3 to the new CCU driver clk: sunxi-ng: h3: Fix Kconfig symbol typo clk: sunxi-ng: h3: Fix audio clock divider offset clk: sunxi-ng: Add H3 clocks clk: sunxi-ng: Add N-K-M-P factor clock clk: sunxi-ng: Add N-K-M Factor clock clk: sunxi-ng: Add N-M-factor clock support clk: sunxi-ng: Add N-K-factor clock support clk: sunxi-ng: Add M-P factor clock support clk: sunxi-ng: Add divider clk: sunxi-ng: Add phase clock support clk: sunxi-ng: Add mux clock support clk: sunxi-ng: Add gate clock support ...
show more ...
|
#
7adb7695 |
| 09-Jul-2016 |
Michael Turquette <mturquette@baylibre.com> |
Merge branch 'clk-sunxi-ng' into clk-next
|
Revision tags: v4.7-rc6 |
|
#
0577e485 |
| 29-Jun-2016 |
Maxime Ripard <maxime.ripard@free-electrons.com> |
clk: sunxi-ng: Add H3 clocks
Add the list of clocks and resets found in the H3 CCU.
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Signed-off-by: Michael Turquette <mturquette@bayl
clk: sunxi-ng: Add H3 clocks
Add the list of clocks and resets found in the H3 CCU.
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Signed-off-by: Michael Turquette <mturquette@baylibre.com> Link: lkml.kernel.org/r/20160629190535.11855-14-maxime.ripard@free-electrons.com
show more ...
|
#
4f728b5d |
| 29-Jun-2016 |
Maxime Ripard <maxime.ripard@free-electrons.com> |
clk: sunxi-ng: Add N-K-M-P factor clock
Introduce support for clocks that use a combination of two linear multipliers (N and K factors), one linear divider (M) and one power of two divider (P).
Sig
clk: sunxi-ng: Add N-K-M-P factor clock
Introduce support for clocks that use a combination of two linear multipliers (N and K factors), one linear divider (M) and one power of two divider (P).
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Signed-off-by: Michael Turquette <mturquette@baylibre.com> Link: lkml.kernel.org/r/20160629190535.11855-13-maxime.ripard@free-electrons.com
show more ...
|
#
df6561e6 |
| 29-Jun-2016 |
Maxime Ripard <maxime.ripard@free-electrons.com> |
clk: sunxi-ng: Add N-K-M Factor clock
Introduce support for clocks that multiply and divide using two linear multipliers and one linear divider.
Signed-off-by: Maxime Ripard <maxime.ripard@free-ele
clk: sunxi-ng: Add N-K-M Factor clock
Introduce support for clocks that multiply and divide using two linear multipliers and one linear divider.
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Signed-off-by: Michael Turquette <mturquette@baylibre.com> Link: lkml.kernel.org/r/20160629190535.11855-12-maxime.ripard@free-electrons.com
show more ...
|
#
6174a1e2 |
| 29-Jun-2016 |
Maxime Ripard <maxime.ripard@free-electrons.com> |
clk: sunxi-ng: Add N-M-factor clock support
Introduce support for clocks that multiply and divide using linear factors.
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Signed-off-by
clk: sunxi-ng: Add N-M-factor clock support
Introduce support for clocks that multiply and divide using linear factors.
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Signed-off-by: Michael Turquette <mturquette@baylibre.com> Link: lkml.kernel.org/r/20160629190535.11855-11-maxime.ripard@free-electrons.com
show more ...
|
#
adbfb005 |
| 29-Jun-2016 |
Maxime Ripard <maxime.ripard@free-electrons.com> |
clk: sunxi-ng: Add N-K-factor clock support
Introduce support for clocks that use a combination of two linear multipliers.
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Signed-off
clk: sunxi-ng: Add N-K-factor clock support
Introduce support for clocks that use a combination of two linear multipliers.
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Signed-off-by: Michael Turquette <mturquette@baylibre.com> Link: lkml.kernel.org/r/20160629190535.11855-10-maxime.ripard@free-electrons.com
show more ...
|
#
2ab836db |
| 29-Jun-2016 |
Maxime Ripard <maxime.ripard@free-electrons.com> |
clk: sunxi-ng: Add M-P factor clock support
Introduce support for the clocks that combine a linear divider and a power-of-two based one.
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.c
clk: sunxi-ng: Add M-P factor clock support
Introduce support for the clocks that combine a linear divider and a power-of-two based one.
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Signed-off-by: Michael Turquette <mturquette@baylibre.com> Link: lkml.kernel.org/r/20160629190535.11855-9-maxime.ripard@free-electrons.com
show more ...
|
#
e9b93213 |
| 29-Jun-2016 |
Maxime Ripard <maxime.ripard@free-electrons.com> |
clk: sunxi-ng: Add divider
Add support for the various dividers (linear, table or pow-of-two based) found in the CCU.
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Signed-off-by:
clk: sunxi-ng: Add divider
Add support for the various dividers (linear, table or pow-of-two based) found in the CCU.
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Signed-off-by: Michael Turquette <mturquette@baylibre.com> Link: lkml.kernel.org/r/20160629190535.11855-8-maxime.ripard@free-electrons.com
show more ...
|
#
6f9f7f87 |
| 29-Jun-2016 |
Maxime Ripard <maxime.ripard@free-electrons.com> |
clk: sunxi-ng: Add phase clock support
Add support for the clocks in the CCU that introduce a phase shift from their parent clock.
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Si
clk: sunxi-ng: Add phase clock support
Add support for the clocks in the CCU that introduce a phase shift from their parent clock.
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Signed-off-by: Michael Turquette <mturquette@baylibre.com> Link: lkml.kernel.org/r/20160629190535.11855-7-maxime.ripard@free-electrons.com
show more ...
|
#
2a65ed42 |
| 29-Jun-2016 |
Maxime Ripard <maxime.ripard@free-electrons.com> |
clk: sunxi-ng: Add mux clock support
Some clocks in the Allwinner SoCs clocks unit are just muxes.
However, those muxes might also be found in some other complicated clocks that would benefit from
clk: sunxi-ng: Add mux clock support
Some clocks in the Allwinner SoCs clocks unit are just muxes.
However, those muxes might also be found in some other complicated clocks that would benefit from the code in there to deal with "advanced" features, like pre-dividers.
Introduce a set of helpers to reduce the code duplication in such cases.
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Signed-off-by: Michael Turquette <mturquette@baylibre.com> Link: lkml.kernel.org/r/20160629190535.11855-6-maxime.ripard@free-electrons.com
show more ...
|
#
1a7e7c38 |
| 29-Jun-2016 |
Maxime Ripard <maxime.ripard@free-electrons.com> |
clk: sunxi-ng: Add gate clock support
Some clocks in the Allwinner SoCs clocks unit are just simple gates. Add support for those clocks.
Since it's a feature that can also be found in more complex
clk: sunxi-ng: Add gate clock support
Some clocks in the Allwinner SoCs clocks unit are just simple gates. Add support for those clocks.
Since it's a feature that can also be found in more complex clocks, provide a bunch of helpers that can be reused later on.
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Signed-off-by: Michael Turquette <mturquette@baylibre.com> Link: lkml.kernel.org/r/20160629190535.11855-5-maxime.ripard@free-electrons.com
show more ...
|
#
89a3dfb7 |
| 29-Jun-2016 |
Maxime Ripard <maxime.ripard@free-electrons.com> |
clk: sunxi-ng: Add fractional lib
Some clocks can be switched to a mode called fractional that have two fixed output rate you can choose from.
Add a small library to deal with those clocks.
Signed
clk: sunxi-ng: Add fractional lib
Some clocks can be switched to a mode called fractional that have two fixed output rate you can choose from.
Add a small library to deal with those clocks.
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Signed-off-by: Michael Turquette <mturquette@baylibre.com> Link: lkml.kernel.org/r/20160629190535.11855-4-maxime.ripard@free-electrons.com
show more ...
|
#
1d80c142 |
| 29-Jun-2016 |
Maxime Ripard <maxime.ripard@free-electrons.com> |
clk: sunxi-ng: Add common infrastructure
Start our new clock infrastructure by adding the registration code, common structure and common code.
Signed-off-by: Maxime Ripard <maxime.ripard@free-elect
clk: sunxi-ng: Add common infrastructure
Start our new clock infrastructure by adding the registration code, common structure and common code.
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Signed-off-by: Michael Turquette <mturquette@baylibre.com> Link: lkml.kernel.org/r/20160629190535.11855-3-maxime.ripard@free-electrons.com
show more ...
|