Kconfig (91de76e661a266731fc2889a398ad1694df9d523) Kconfig (0f80dbc133e3ebf82766b5276d8d0fe998a6f0db)
1#
2# Intel pin control drivers
3#
4if (X86 || COMPILE_TEST)
5
6config PINCTRL_BAYTRAIL
7 bool "Intel Baytrail GPIO pin control"
1#
2# Intel pin control drivers
3#
4if (X86 || COMPILE_TEST)
5
6config PINCTRL_BAYTRAIL
7 bool "Intel Baytrail GPIO pin control"
8 depends on GPIOLIB && ACPI
8 depends on ACPI
9 select GPIOLIB
9 select GPIOLIB_IRQCHIP
10 select PINMUX
11 select PINCONF
12 select GENERIC_PINCONF
13 help
14 driver for memory mapped GPIO functionality on Intel Baytrail
15 platforms. Supports 3 banks with 102, 28 and 44 gpios.
16 Most pins are usually muxed to some other functionality by firmware,

--- 43 unchanged lines hidden (view full) ---

60config PINCTRL_CANNONLAKE
61 tristate "Intel Cannon Lake PCH pinctrl and GPIO driver"
62 depends on ACPI
63 select PINCTRL_INTEL
64 help
65 This pinctrl driver provides an interface that allows configuring
66 of Intel Cannon Lake PCH pins and using them as GPIOs.
67
10 select GPIOLIB_IRQCHIP
11 select PINMUX
12 select PINCONF
13 select GENERIC_PINCONF
14 help
15 driver for memory mapped GPIO functionality on Intel Baytrail
16 platforms. Supports 3 banks with 102, 28 and 44 gpios.
17 Most pins are usually muxed to some other functionality by firmware,

--- 43 unchanged lines hidden (view full) ---

61config PINCTRL_CANNONLAKE
62 tristate "Intel Cannon Lake PCH pinctrl and GPIO driver"
63 depends on ACPI
64 select PINCTRL_INTEL
65 help
66 This pinctrl driver provides an interface that allows configuring
67 of Intel Cannon Lake PCH pins and using them as GPIOs.
68
69config PINCTRL_CEDARFORK
70 tristate "Intel Cedar Fork pinctrl and GPIO driver"
71 depends on ACPI
72 select PINCTRL_INTEL
73 help
74 This pinctrl driver provides an interface that allows configuring
75 of Intel Cedar Fork PCH pins and using them as GPIOs.
76
68config PINCTRL_DENVERTON
69 tristate "Intel Denverton pinctrl and GPIO driver"
70 depends on ACPI
71 select PINCTRL_INTEL
72 help
73 This pinctrl driver provides an interface that allows configuring
74 of Intel Denverton SoC pins and using them as GPIOs.
75

--- 26 unchanged lines hidden ---
77config PINCTRL_DENVERTON
78 tristate "Intel Denverton pinctrl and GPIO driver"
79 depends on ACPI
80 select PINCTRL_INTEL
81 help
82 This pinctrl driver provides an interface that allows configuring
83 of Intel Denverton SoC pins and using them as GPIOs.
84

--- 26 unchanged lines hidden ---