Makefile (0ab55cf1834177a2162757fee2ac3cb6730beb20) | Makefile (1dd65bb08604ad2906d839c243e1bede2b0efe53) |
---|---|
1# SPDX-License-Identifier: GPL-2.0 2# SoC 3obj-$(CONFIG_CLK_EMEV2) += clk-emev2.o 4obj-$(CONFIG_CLK_RZA1) += clk-rz.o 5obj-$(CONFIG_CLK_R7S9210) += r7s9210-cpg-mssr.o 6obj-$(CONFIG_CLK_R8A73A4) += clk-r8a73a4.o 7obj-$(CONFIG_CLK_R8A7740) += clk-r8a7740.o 8obj-$(CONFIG_CLK_R8A7742) += r8a7742-cpg-mssr.o --- 20 unchanged lines hidden (view full) --- 29obj-$(CONFIG_CLK_R8A77995) += r8a77995-cpg-mssr.o 30obj-$(CONFIG_CLK_R8A779A0) += r8a779a0-cpg-mssr.o 31obj-$(CONFIG_CLK_R8A779F0) += r8a779f0-cpg-mssr.o 32obj-$(CONFIG_CLK_R8A779G0) += r8a779g0-cpg-mssr.o 33obj-$(CONFIG_CLK_R9A06G032) += r9a06g032-clocks.o 34obj-$(CONFIG_CLK_R9A07G043) += r9a07g043-cpg.o 35obj-$(CONFIG_CLK_R9A07G044) += r9a07g044-cpg.o 36obj-$(CONFIG_CLK_R9A07G054) += r9a07g044-cpg.o | 1# SPDX-License-Identifier: GPL-2.0 2# SoC 3obj-$(CONFIG_CLK_EMEV2) += clk-emev2.o 4obj-$(CONFIG_CLK_RZA1) += clk-rz.o 5obj-$(CONFIG_CLK_R7S9210) += r7s9210-cpg-mssr.o 6obj-$(CONFIG_CLK_R8A73A4) += clk-r8a73a4.o 7obj-$(CONFIG_CLK_R8A7740) += clk-r8a7740.o 8obj-$(CONFIG_CLK_R8A7742) += r8a7742-cpg-mssr.o --- 20 unchanged lines hidden (view full) --- 29obj-$(CONFIG_CLK_R8A77995) += r8a77995-cpg-mssr.o 30obj-$(CONFIG_CLK_R8A779A0) += r8a779a0-cpg-mssr.o 31obj-$(CONFIG_CLK_R8A779F0) += r8a779f0-cpg-mssr.o 32obj-$(CONFIG_CLK_R8A779G0) += r8a779g0-cpg-mssr.o 33obj-$(CONFIG_CLK_R9A06G032) += r9a06g032-clocks.o 34obj-$(CONFIG_CLK_R9A07G043) += r9a07g043-cpg.o 35obj-$(CONFIG_CLK_R9A07G044) += r9a07g044-cpg.o 36obj-$(CONFIG_CLK_R9A07G054) += r9a07g044-cpg.o |
37obj-$(CONFIG_CLK_R9A09G011) += r9a09g011-cpg.o |
|
37obj-$(CONFIG_CLK_SH73A0) += clk-sh73a0.o 38 39# Family 40obj-$(CONFIG_CLK_RCAR_CPG_LIB) += rcar-cpg-lib.o 41obj-$(CONFIG_CLK_RCAR_GEN2_CPG) += rcar-gen2-cpg.o 42obj-$(CONFIG_CLK_RCAR_GEN3_CPG) += rcar-gen3-cpg.o 43obj-$(CONFIG_CLK_RCAR_GEN4_CPG) += rcar-gen4-cpg.o 44obj-$(CONFIG_CLK_RCAR_USB2_CLOCK_SEL) += rcar-usb2-clock-sel.o 45obj-$(CONFIG_CLK_RZG2L) += rzg2l-cpg.o 46 47# Generic 48obj-$(CONFIG_CLK_RENESAS_CPG_MSSR) += renesas-cpg-mssr.o 49obj-$(CONFIG_CLK_RENESAS_CPG_MSTP) += clk-mstp.o 50obj-$(CONFIG_CLK_RENESAS_DIV6) += clk-div6.o | 38obj-$(CONFIG_CLK_SH73A0) += clk-sh73a0.o 39 40# Family 41obj-$(CONFIG_CLK_RCAR_CPG_LIB) += rcar-cpg-lib.o 42obj-$(CONFIG_CLK_RCAR_GEN2_CPG) += rcar-gen2-cpg.o 43obj-$(CONFIG_CLK_RCAR_GEN3_CPG) += rcar-gen3-cpg.o 44obj-$(CONFIG_CLK_RCAR_GEN4_CPG) += rcar-gen4-cpg.o 45obj-$(CONFIG_CLK_RCAR_USB2_CLOCK_SEL) += rcar-usb2-clock-sel.o 46obj-$(CONFIG_CLK_RZG2L) += rzg2l-cpg.o 47 48# Generic 49obj-$(CONFIG_CLK_RENESAS_CPG_MSSR) += renesas-cpg-mssr.o 50obj-$(CONFIG_CLK_RENESAS_CPG_MSTP) += clk-mstp.o 51obj-$(CONFIG_CLK_RENESAS_DIV6) += clk-div6.o |