r8a77990.dtsi (2ac5e38ea4203852d6e99edd3cf11f044b0a409f) r8a77990.dtsi (327d1f320872c6c616e4cd369257f31eb48d0401)
1/* SPDX-License-Identifier: GPL-2.0 */
2/*
3 * Device Tree Source for the R-Car E3 (R8A77990) SoC
4 *
5 * Copyright (C) 2018 Renesas Electronics Corp.
6 */
7
8#include <dt-bindings/clock/r8a77990-cpg-mssr.h>

--- 11 unchanged lines hidden (view full) ---

20 i2c2 = &i2c2;
21 i2c3 = &i2c3;
22 i2c4 = &i2c4;
23 i2c5 = &i2c5;
24 i2c6 = &i2c6;
25 i2c7 = &i2c7;
26 };
27
1/* SPDX-License-Identifier: GPL-2.0 */
2/*
3 * Device Tree Source for the R-Car E3 (R8A77990) SoC
4 *
5 * Copyright (C) 2018 Renesas Electronics Corp.
6 */
7
8#include <dt-bindings/clock/r8a77990-cpg-mssr.h>

--- 11 unchanged lines hidden (view full) ---

20 i2c2 = &i2c2;
21 i2c3 = &i2c3;
22 i2c4 = &i2c4;
23 i2c5 = &i2c5;
24 i2c6 = &i2c6;
25 i2c7 = &i2c7;
26 };
27
28 /*
29 * The external audio clocks are configured as 0 Hz fixed frequency
30 * clocks by default.
31 * Boards that provide audio clocks should override them.
32 */
33 audio_clk_a: audio_clk_a {
34 compatible = "fixed-clock";
35 #clock-cells = <0>;
36 clock-frequency = <0>;
37 };
38
39 audio_clk_b: audio_clk_b {
40 compatible = "fixed-clock";
41 #clock-cells = <0>;
42 clock-frequency = <0>;
43 };
44
45 audio_clk_c: audio_clk_c {
46 compatible = "fixed-clock";
47 #clock-cells = <0>;
48 clock-frequency = <0>;
49 };
50
51 /* External CAN clock - to be overridden by boards that provide it */
52 can_clk: can {
53 compatible = "fixed-clock";
54 #clock-cells = <0>;
55 clock-frequency = <0>;
56 };
57
28 cpus {
29 #address-cells = <1>;
30 #size-cells = <0>;
31
32 a53_0: cpu@0 {
33 compatible = "arm,cortex-a53", "arm,armv8";
34 reg = <0>;
35 device_type = "cpu";

--- 21 unchanged lines hidden (view full) ---

57
58 extal_clk: extal {
59 compatible = "fixed-clock";
60 #clock-cells = <0>;
61 /* This value must be overridden by the board */
62 clock-frequency = <0>;
63 };
64
58 cpus {
59 #address-cells = <1>;
60 #size-cells = <0>;
61
62 a53_0: cpu@0 {
63 compatible = "arm,cortex-a53", "arm,armv8";
64 reg = <0>;
65 device_type = "cpu";

--- 21 unchanged lines hidden (view full) ---

87
88 extal_clk: extal {
89 compatible = "fixed-clock";
90 #clock-cells = <0>;
91 /* This value must be overridden by the board */
92 clock-frequency = <0>;
93 };
94
95 /* External PCIe clock - can be overridden by the board */
96 pcie_bus_clk: pcie_bus {
97 compatible = "fixed-clock";
98 #clock-cells = <0>;
99 clock-frequency = <0>;
100 };
101
65 pmu_a53 {
66 compatible = "arm,cortex-a53-pmu";
67 interrupts-extended = <&gic GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>,
68 <&gic GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
69 interrupt-affinity = <&a53_0>, <&a53_1>;
70 };
71
72 psci {

--- 263 unchanged lines hidden (view full) ---

336 };
337
338 sysc: system-controller@e6180000 {
339 compatible = "renesas,r8a77990-sysc";
340 reg = <0 0xe6180000 0 0x0400>;
341 #power-domain-cells = <1>;
342 };
343
102 pmu_a53 {
103 compatible = "arm,cortex-a53-pmu";
104 interrupts-extended = <&gic GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>,
105 <&gic GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
106 interrupt-affinity = <&a53_0>, <&a53_1>;
107 };
108
109 psci {

--- 263 unchanged lines hidden (view full) ---

373 };
374
375 sysc: system-controller@e6180000 {
376 compatible = "renesas,r8a77990-sysc";
377 reg = <0 0xe6180000 0 0x0400>;
378 #power-domain-cells = <1>;
379 };
380
381 intc_ex: interrupt-controller@e61c0000 {
382 compatible = "renesas,intc-ex-r8a77990", "renesas,irqc";
383 #interrupt-cells = <2>;
384 interrupt-controller;
385 reg = <0 0xe61c0000 0 0x200>;
386 interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH
387 GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH
388 GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH
389 GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH
390 GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH
391 GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>;
392 clocks = <&cpg CPG_MOD 407>;
393 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
394 resets = <&cpg 407>;
395 };
396
397 hscif0: serial@e6540000 {
398 compatible = "renesas,hscif-r8a77990",
399 "renesas,rcar-gen3-hscif",
400 "renesas,hscif";
401 reg = <0 0xe6540000 0 0x60>;
402 interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>;
403 clocks = <&cpg CPG_MOD 520>,
404 <&cpg CPG_CORE R8A77990_CLK_S3D1C>,
405 <&scif_clk>;
406 clock-names = "fck", "brg_int", "scif_clk";
407 dmas = <&dmac1 0x31>, <&dmac1 0x30>,
408 <&dmac2 0x31>, <&dmac2 0x30>;
409 dma-names = "tx", "rx", "tx", "rx";
410 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
411 resets = <&cpg 520>;
412 status = "disabled";
413 };
414
415 hscif1: serial@e6550000 {
416 compatible = "renesas,hscif-r8a77990",
417 "renesas,rcar-gen3-hscif",
418 "renesas,hscif";
419 reg = <0 0xe6550000 0 0x60>;
420 interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>;
421 clocks = <&cpg CPG_MOD 519>,
422 <&cpg CPG_CORE R8A77990_CLK_S3D1C>,
423 <&scif_clk>;
424 clock-names = "fck", "brg_int", "scif_clk";
425 dmas = <&dmac1 0x33>, <&dmac1 0x32>,
426 <&dmac2 0x33>, <&dmac2 0x32>;
427 dma-names = "tx", "rx", "tx", "rx";
428 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
429 resets = <&cpg 519>;
430 status = "disabled";
431 };
432
433 hscif2: serial@e6560000 {
434 compatible = "renesas,hscif-r8a77990",
435 "renesas,rcar-gen3-hscif",
436 "renesas,hscif";
437 reg = <0 0xe6560000 0 0x60>;
438 interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>;
439 clocks = <&cpg CPG_MOD 518>,
440 <&cpg CPG_CORE R8A77990_CLK_S3D1C>,
441 <&scif_clk>;
442 clock-names = "fck", "brg_int", "scif_clk";
443 dmas = <&dmac1 0x35>, <&dmac1 0x34>,
444 <&dmac2 0x35>, <&dmac2 0x34>;
445 dma-names = "tx", "rx", "tx", "rx";
446 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
447 resets = <&cpg 518>;
448 status = "disabled";
449 };
450
451 hscif3: serial@e66a0000 {
452 compatible = "renesas,hscif-r8a77990",
453 "renesas,rcar-gen3-hscif",
454 "renesas,hscif";
455 reg = <0 0xe66a0000 0 0x60>;
456 interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>;
457 clocks = <&cpg CPG_MOD 517>,
458 <&cpg CPG_CORE R8A77990_CLK_S3D1C>,
459 <&scif_clk>;
460 clock-names = "fck", "brg_int", "scif_clk";
461 dmas = <&dmac0 0x37>, <&dmac0 0x36>;
462 dma-names = "tx", "rx";
463 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
464 resets = <&cpg 517>;
465 status = "disabled";
466 };
467
468 hscif4: serial@e66b0000 {
469 compatible = "renesas,hscif-r8a77990",
470 "renesas,rcar-gen3-hscif",
471 "renesas,hscif";
472 reg = <0 0xe66b0000 0 0x60>;
473 interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>;
474 clocks = <&cpg CPG_MOD 516>,
475 <&cpg CPG_CORE R8A77990_CLK_S3D1C>,
476 <&scif_clk>;
477 clock-names = "fck", "brg_int", "scif_clk";
478 dmas = <&dmac0 0x39>, <&dmac0 0x38>;
479 dma-names = "tx", "rx";
480 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
481 resets = <&cpg 516>;
482 status = "disabled";
483 };
484
485 hsusb: usb@e6590000 {
486 compatible = "renesas,usbhs-r8a77990",
487 "renesas,rcar-gen3-usbhs";
488 reg = <0 0xe6590000 0 0x200>;
489 interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
490 clocks = <&cpg CPG_MOD 704>, <&cpg CPG_MOD 703>;
491 dmas = <&usb_dmac0 0>, <&usb_dmac0 1>,
492 <&usb_dmac1 0>, <&usb_dmac1 1>;
493 dma-names = "ch0", "ch1", "ch2", "ch3";
494 renesas,buswait = <11>;
495 phys = <&usb2_phy0>;
496 phy-names = "usb";
497 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
498 resets = <&cpg 704>, <&cpg 703>;
499 status = "disabled";
500 };
501
502 usb_dmac0: dma-controller@e65a0000 {
503 compatible = "renesas,r8a77990-usb-dmac",
504 "renesas,usb-dmac";
505 reg = <0 0xe65a0000 0 0x100>;
506 interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH
507 GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;
508 interrupt-names = "ch0", "ch1";
509 clocks = <&cpg CPG_MOD 330>;
510 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
511 resets = <&cpg 330>;
512 #dma-cells = <1>;
513 dma-channels = <2>;
514 };
515
516 usb_dmac1: dma-controller@e65b0000 {
517 compatible = "renesas,r8a77990-usb-dmac",
518 "renesas,usb-dmac";
519 reg = <0 0xe65b0000 0 0x100>;
520 interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH
521 GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
522 interrupt-names = "ch0", "ch1";
523 clocks = <&cpg CPG_MOD 331>;
524 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
525 resets = <&cpg 331>;
526 #dma-cells = <1>;
527 dma-channels = <2>;
528 };
529
344 dmac0: dma-controller@e6700000 {
345 compatible = "renesas,dmac-r8a77990",
346 "renesas,rcar-dmac";
347 reg = <0 0xe6700000 0 0x10000>;
348 interrupts = <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH
349 GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH
350 GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH
351 GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH

--- 231 unchanged lines hidden (view full) ---

583 "ch12", "ch13", "ch14", "ch15",
584 "ch16", "ch17", "ch18", "ch19",
585 "ch20", "ch21", "ch22", "ch23",
586 "ch24";
587 clocks = <&cpg CPG_MOD 812>;
588 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
589 resets = <&cpg 812>;
590 phy-mode = "rgmii";
530 dmac0: dma-controller@e6700000 {
531 compatible = "renesas,dmac-r8a77990",
532 "renesas,rcar-dmac";
533 reg = <0 0xe6700000 0 0x10000>;
534 interrupts = <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH
535 GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH
536 GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH
537 GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH

--- 231 unchanged lines hidden (view full) ---

769 "ch12", "ch13", "ch14", "ch15",
770 "ch16", "ch17", "ch18", "ch19",
771 "ch20", "ch21", "ch22", "ch23",
772 "ch24";
773 clocks = <&cpg CPG_MOD 812>;
774 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
775 resets = <&cpg 812>;
776 phy-mode = "rgmii";
777 iommus = <&ipmmu_ds0 16>;
591 #address-cells = <1>;
592 #size-cells = <0>;
593 status = "disabled";
594 };
595
778 #address-cells = <1>;
779 #size-cells = <0>;
780 status = "disabled";
781 };
782
783 can0: can@e6c30000 {
784 compatible = "renesas,can-r8a77990",
785 "renesas,rcar-gen3-can";
786 reg = <0 0xe6c30000 0 0x1000>;
787 interrupts = <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>;
788 clocks = <&cpg CPG_MOD 916>,
789 <&cpg CPG_CORE R8A77990_CLK_CANFD>,
790 <&can_clk>;
791 clock-names = "clkp1", "clkp2", "can_clk";
792 assigned-clocks = <&cpg CPG_CORE R8A77990_CLK_CANFD>;
793 assigned-clock-rates = <40000000>;
794 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
795 resets = <&cpg 916>;
796 status = "disabled";
797 };
798
799 can1: can@e6c38000 {
800 compatible = "renesas,can-r8a77990",
801 "renesas,rcar-gen3-can";
802 reg = <0 0xe6c38000 0 0x1000>;
803 interrupts = <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>;
804 clocks = <&cpg CPG_MOD 915>,
805 <&cpg CPG_CORE R8A77990_CLK_CANFD>,
806 <&can_clk>;
807 clock-names = "clkp1", "clkp2", "can_clk";
808 assigned-clocks = <&cpg CPG_CORE R8A77990_CLK_CANFD>;
809 assigned-clock-rates = <40000000>;
810 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
811 resets = <&cpg 915>;
812 status = "disabled";
813 };
814
815 canfd: can@e66c0000 {
816 compatible = "renesas,r8a77990-canfd",
817 "renesas,rcar-gen3-canfd";
818 reg = <0 0xe66c0000 0 0x8000>;
819 interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>,
820 <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
821 clocks = <&cpg CPG_MOD 914>,
822 <&cpg CPG_CORE R8A77990_CLK_CANFD>,
823 <&can_clk>;
824 clock-names = "fck", "canfd", "can_clk";
825 assigned-clocks = <&cpg CPG_CORE R8A77990_CLK_CANFD>;
826 assigned-clock-rates = <40000000>;
827 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
828 resets = <&cpg 914>;
829 status = "disabled";
830
831 channel0 {
832 status = "disabled";
833 };
834
835 channel1 {
836 status = "disabled";
837 };
838 };
839
596 pwm0: pwm@e6e30000 {
597 compatible = "renesas,pwm-r8a77990", "renesas,pwm-rcar";
598 reg = <0 0xe6e30000 0 0x8>;
599 clocks = <&cpg CPG_MOD 523>;
600 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
601 resets = <&cpg 523>;
602 #pwm-cells = <2>;
603 status = "disabled";

--- 54 unchanged lines hidden (view full) ---

658 reg = <0 0xe6e36000 0 0x8>;
659 clocks = <&cpg CPG_MOD 523>;
660 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
661 resets = <&cpg 523>;
662 #pwm-cells = <2>;
663 status = "disabled";
664 };
665
840 pwm0: pwm@e6e30000 {
841 compatible = "renesas,pwm-r8a77990", "renesas,pwm-rcar";
842 reg = <0 0xe6e30000 0 0x8>;
843 clocks = <&cpg CPG_MOD 523>;
844 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
845 resets = <&cpg 523>;
846 #pwm-cells = <2>;
847 status = "disabled";

--- 54 unchanged lines hidden (view full) ---

902 reg = <0 0xe6e36000 0 0x8>;
903 clocks = <&cpg CPG_MOD 523>;
904 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
905 resets = <&cpg 523>;
906 #pwm-cells = <2>;
907 status = "disabled";
908 };
909
910 scif0: serial@e6e60000 {
911 compatible = "renesas,scif-r8a77990",
912 "renesas,rcar-gen3-scif", "renesas,scif";
913 reg = <0 0xe6e60000 0 64>;
914 interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>;
915 clocks = <&cpg CPG_MOD 207>,
916 <&cpg CPG_CORE R8A77990_CLK_S3D1C>,
917 <&scif_clk>;
918 clock-names = "fck", "brg_int", "scif_clk";
919 dmas = <&dmac1 0x51>, <&dmac1 0x50>,
920 <&dmac2 0x51>, <&dmac2 0x50>;
921 dma-names = "tx", "rx", "tx", "rx";
922 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
923 resets = <&cpg 207>;
924 status = "disabled";
925 };
926
927 scif1: serial@e6e68000 {
928 compatible = "renesas,scif-r8a77990",
929 "renesas,rcar-gen3-scif", "renesas,scif";
930 reg = <0 0xe6e68000 0 64>;
931 interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>;
932 clocks = <&cpg CPG_MOD 206>,
933 <&cpg CPG_CORE R8A77990_CLK_S3D1C>,
934 <&scif_clk>;
935 clock-names = "fck", "brg_int", "scif_clk";
936 dmas = <&dmac1 0x53>, <&dmac1 0x52>,
937 <&dmac2 0x53>, <&dmac2 0x52>;
938 dma-names = "tx", "rx", "tx", "rx";
939 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
940 resets = <&cpg 206>;
941 status = "disabled";
942 };
943
666 scif2: serial@e6e88000 {
667 compatible = "renesas,scif-r8a77990",
668 "renesas,rcar-gen3-scif", "renesas,scif";
669 reg = <0 0xe6e88000 0 64>;
670 interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;
671 clocks = <&cpg CPG_MOD 310>,
672 <&cpg CPG_CORE R8A77990_CLK_S3D1C>,
673 <&scif_clk>;
674 clock-names = "fck", "brg_int", "scif_clk";
675
676 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
677 resets = <&cpg 310>;
678 status = "disabled";
679 };
680
944 scif2: serial@e6e88000 {
945 compatible = "renesas,scif-r8a77990",
946 "renesas,rcar-gen3-scif", "renesas,scif";
947 reg = <0 0xe6e88000 0 64>;
948 interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;
949 clocks = <&cpg CPG_MOD 310>,
950 <&cpg CPG_CORE R8A77990_CLK_S3D1C>,
951 <&scif_clk>;
952 clock-names = "fck", "brg_int", "scif_clk";
953
954 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
955 resets = <&cpg 310>;
956 status = "disabled";
957 };
958
959 scif3: serial@e6c50000 {
960 compatible = "renesas,scif-r8a77990",
961 "renesas,rcar-gen3-scif", "renesas,scif";
962 reg = <0 0xe6c50000 0 64>;
963 interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
964 clocks = <&cpg CPG_MOD 204>,
965 <&cpg CPG_CORE R8A77990_CLK_S3D1C>,
966 <&scif_clk>;
967 clock-names = "fck", "brg_int", "scif_clk";
968 dmas = <&dmac0 0x57>, <&dmac0 0x56>;
969 dma-names = "tx", "rx";
970 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
971 resets = <&cpg 204>;
972 status = "disabled";
973 };
974
975 scif4: serial@e6c40000 {
976 compatible = "renesas,scif-r8a77990",
977 "renesas,rcar-gen3-scif", "renesas,scif";
978 reg = <0 0xe6c40000 0 64>;
979 interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
980 clocks = <&cpg CPG_MOD 203>,
981 <&cpg CPG_CORE R8A77990_CLK_S3D1C>,
982 <&scif_clk>;
983 clock-names = "fck", "brg_int", "scif_clk";
984 dmas = <&dmac0 0x59>, <&dmac0 0x58>;
985 dma-names = "tx", "rx";
986 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
987 resets = <&cpg 203>;
988 status = "disabled";
989 };
990
991 scif5: serial@e6f30000 {
992 compatible = "renesas,scif-r8a77990",
993 "renesas,rcar-gen3-scif", "renesas,scif";
994 reg = <0 0xe6f30000 0 64>;
995 interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
996 clocks = <&cpg CPG_MOD 202>,
997 <&cpg CPG_CORE R8A77990_CLK_S3D1C>,
998 <&scif_clk>;
999 clock-names = "fck", "brg_int", "scif_clk";
1000 dmas = <&dmac1 0x5b>, <&dmac1 0x5a>,
1001 <&dmac2 0x5b>, <&dmac2 0x5a>;
1002 dma-names = "tx", "rx", "tx", "rx";
1003 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
1004 resets = <&cpg 202>;
1005 status = "disabled";
1006 };
1007
681 msiof0: spi@e6e90000 {
682 compatible = "renesas,msiof-r8a77990",
683 "renesas,rcar-gen3-msiof";
684 reg = <0 0xe6e90000 0 0x0064>;
685 interrupts = <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>;
686 clocks = <&cpg CPG_MOD 211>;
1008 msiof0: spi@e6e90000 {
1009 compatible = "renesas,msiof-r8a77990",
1010 "renesas,rcar-gen3-msiof";
1011 reg = <0 0xe6e90000 0 0x0064>;
1012 interrupts = <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>;
1013 clocks = <&cpg CPG_MOD 211>;
1014 dmas = <&dmac1 0x41>, <&dmac1 0x40>,
1015 <&dmac2 0x41>, <&dmac2 0x40>;
1016 dma-names = "tx", "rx", "tx", "rx";
687 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
688 resets = <&cpg 211>;
689 #address-cells = <1>;
690 #size-cells = <0>;
691 status = "disabled";
692 };
693
694 msiof1: spi@e6ea0000 {
695 compatible = "renesas,msiof-r8a77990",
696 "renesas,rcar-gen3-msiof";
697 reg = <0 0xe6ea0000 0 0x0064>;
698 interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>;
699 clocks = <&cpg CPG_MOD 210>;
1017 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
1018 resets = <&cpg 211>;
1019 #address-cells = <1>;
1020 #size-cells = <0>;
1021 status = "disabled";
1022 };
1023
1024 msiof1: spi@e6ea0000 {
1025 compatible = "renesas,msiof-r8a77990",
1026 "renesas,rcar-gen3-msiof";
1027 reg = <0 0xe6ea0000 0 0x0064>;
1028 interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>;
1029 clocks = <&cpg CPG_MOD 210>;
1030 dmas = <&dmac1 0x43>, <&dmac1 0x42>,
1031 <&dmac2 0x43>, <&dmac2 0x42>;
1032 dma-names = "tx", "rx", "tx", "rx";
700 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
701 resets = <&cpg 210>;
702 #address-cells = <1>;
703 #size-cells = <0>;
704 status = "disabled";
705 };
706
707 msiof2: spi@e6c00000 {
708 compatible = "renesas,msiof-r8a77990",
709 "renesas,rcar-gen3-msiof";
710 reg = <0 0xe6c00000 0 0x0064>;
711 interrupts = <GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>;
712 clocks = <&cpg CPG_MOD 209>;
1033 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
1034 resets = <&cpg 210>;
1035 #address-cells = <1>;
1036 #size-cells = <0>;
1037 status = "disabled";
1038 };
1039
1040 msiof2: spi@e6c00000 {
1041 compatible = "renesas,msiof-r8a77990",
1042 "renesas,rcar-gen3-msiof";
1043 reg = <0 0xe6c00000 0 0x0064>;
1044 interrupts = <GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>;
1045 clocks = <&cpg CPG_MOD 209>;
1046 dmas = <&dmac0 0x45>, <&dmac0 0x44>;
1047 dma-names = "tx", "rx";
713 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
714 resets = <&cpg 209>;
715 #address-cells = <1>;
716 #size-cells = <0>;
717 status = "disabled";
718 };
719
720 msiof3: spi@e6c10000 {
721 compatible = "renesas,msiof-r8a77990",
722 "renesas,rcar-gen3-msiof";
723 reg = <0 0xe6c10000 0 0x0064>;
724 interrupts = <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>;
725 clocks = <&cpg CPG_MOD 208>;
1048 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
1049 resets = <&cpg 209>;
1050 #address-cells = <1>;
1051 #size-cells = <0>;
1052 status = "disabled";
1053 };
1054
1055 msiof3: spi@e6c10000 {
1056 compatible = "renesas,msiof-r8a77990",
1057 "renesas,rcar-gen3-msiof";
1058 reg = <0 0xe6c10000 0 0x0064>;
1059 interrupts = <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>;
1060 clocks = <&cpg CPG_MOD 208>;
1061 dmas = <&dmac0 0x47>, <&dmac0 0x46>;
1062 dma-names = "tx", "rx";
726 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
727 resets = <&cpg 208>;
728 #address-cells = <1>;
729 #size-cells = <0>;
730 status = "disabled";
731 };
732
733 vin4: video@e6ef4000 {

--- 6 unchanged lines hidden (view full) ---

740 renesas,id = <4>;
741 status = "disabled";
742
743 ports {
744 #address-cells = <1>;
745 #size-cells = <0>;
746
747 port@1 {
1063 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
1064 resets = <&cpg 208>;
1065 #address-cells = <1>;
1066 #size-cells = <0>;
1067 status = "disabled";
1068 };
1069
1070 vin4: video@e6ef4000 {

--- 6 unchanged lines hidden (view full) ---

1077 renesas,id = <4>;
1078 status = "disabled";
1079
1080 ports {
1081 #address-cells = <1>;
1082 #size-cells = <0>;
1083
1084 port@1 {
1085 #address-cells = <1>;
1086 #size-cells = <0>;
1087
748 reg = <1>;
749
1088 reg = <1>;
1089
750 vin4csi40: endpoint {
1090 vin4csi40: endpoint@2 {
1091 reg = <2>;
751 remote-endpoint= <&csi40vin4>;
752 };
753 };
754 };
755 };
756
757 vin5: video@e6ef5000 {
758 compatible = "renesas,vin-r8a77990";

--- 5 unchanged lines hidden (view full) ---

764 renesas,id = <5>;
765 status = "disabled";
766
767 ports {
768 #address-cells = <1>;
769 #size-cells = <0>;
770
771 port@1 {
1092 remote-endpoint= <&csi40vin4>;
1093 };
1094 };
1095 };
1096 };
1097
1098 vin5: video@e6ef5000 {
1099 compatible = "renesas,vin-r8a77990";

--- 5 unchanged lines hidden (view full) ---

1105 renesas,id = <5>;
1106 status = "disabled";
1107
1108 ports {
1109 #address-cells = <1>;
1110 #size-cells = <0>;
1111
1112 port@1 {
1113 #address-cells = <1>;
1114 #size-cells = <0>;
1115
772 reg = <1>;
773
1116 reg = <1>;
1117
774 vin5csi40: endpoint {
1118 vin5csi40: endpoint@2 {
1119 reg = <2>;
775 remote-endpoint= <&csi40vin5>;
776 };
777 };
778 };
779 };
780
1120 remote-endpoint= <&csi40vin5>;
1121 };
1122 };
1123 };
1124 };
1125
1126 rcar_sound: sound@ec500000 {
1127 /*
1128 * #sound-dai-cells is required
1129 *
1130 * Single DAI : #sound-dai-cells = <0>; <&rcar_sound>;
1131 * Multi DAI : #sound-dai-cells = <1>; <&rcar_sound N>;
1132 */
1133 /*
1134 * #clock-cells is required for audio_clkout0/1/2/3
1135 *
1136 * clkout : #clock-cells = <0>; <&rcar_sound>;
1137 * clkout0/1/2/3: #clock-cells = <1>; <&rcar_sound N>;
1138 */
1139 compatible = "renesas,rcar_sound-r8a77990", "renesas,rcar_sound-gen3";
1140 reg = <0 0xec500000 0 0x1000>, /* SCU */
1141 <0 0xec5a0000 0 0x100>, /* ADG */
1142 <0 0xec540000 0 0x1000>, /* SSIU */
1143 <0 0xec541000 0 0x280>, /* SSI */
1144 <0 0xec760000 0 0x200>; /* Audio DMAC peri peri*/
1145 reg-names = "scu", "adg", "ssiu", "ssi", "audmapp";
1146
1147 clocks = <&cpg CPG_MOD 1005>,
1148 <&cpg CPG_MOD 1006>, <&cpg CPG_MOD 1007>,
1149 <&cpg CPG_MOD 1008>, <&cpg CPG_MOD 1009>,
1150 <&cpg CPG_MOD 1010>, <&cpg CPG_MOD 1011>,
1151 <&cpg CPG_MOD 1012>, <&cpg CPG_MOD 1013>,
1152 <&cpg CPG_MOD 1014>, <&cpg CPG_MOD 1015>,
1153 <&cpg CPG_MOD 1022>, <&cpg CPG_MOD 1023>,
1154 <&cpg CPG_MOD 1024>, <&cpg CPG_MOD 1025>,
1155 <&cpg CPG_MOD 1026>, <&cpg CPG_MOD 1027>,
1156 <&cpg CPG_MOD 1028>, <&cpg CPG_MOD 1029>,
1157 <&cpg CPG_MOD 1030>, <&cpg CPG_MOD 1031>,
1158 <&cpg CPG_MOD 1020>, <&cpg CPG_MOD 1021>,
1159 <&cpg CPG_MOD 1020>, <&cpg CPG_MOD 1021>,
1160 <&cpg CPG_MOD 1019>, <&cpg CPG_MOD 1018>,
1161 <&audio_clk_a>, <&audio_clk_b>,
1162 <&audio_clk_c>,
1163 <&cpg CPG_CORE R8A77990_CLK_ZA2>;
1164 clock-names = "ssi-all",
1165 "ssi.9", "ssi.8", "ssi.7", "ssi.6",
1166 "ssi.5", "ssi.4", "ssi.3", "ssi.2",
1167 "ssi.1", "ssi.0",
1168 "src.9", "src.8", "src.7", "src.6",
1169 "src.5", "src.4", "src.3", "src.2",
1170 "src.1", "src.0",
1171 "mix.1", "mix.0",
1172 "ctu.1", "ctu.0",
1173 "dvc.0", "dvc.1",
1174 "clk_a", "clk_b", "clk_c", "clk_i";
1175 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
1176 resets = <&cpg 1005>,
1177 <&cpg 1006>, <&cpg 1007>,
1178 <&cpg 1008>, <&cpg 1009>,
1179 <&cpg 1010>, <&cpg 1011>,
1180 <&cpg 1012>, <&cpg 1013>,
1181 <&cpg 1014>, <&cpg 1015>;
1182 reset-names = "ssi-all",
1183 "ssi.9", "ssi.8", "ssi.7", "ssi.6",
1184 "ssi.5", "ssi.4", "ssi.3", "ssi.2",
1185 "ssi.1", "ssi.0";
1186 status = "disabled";
1187
1188 rcar_sound,dvc {
1189 dvc0: dvc-0 {
1190 dmas = <&audma0 0xbc>;
1191 dma-names = "tx";
1192 };
1193 dvc1: dvc-1 {
1194 dmas = <&audma0 0xbe>;
1195 dma-names = "tx";
1196 };
1197 };
1198
1199 rcar_sound,mix {
1200 mix0: mix-0 { };
1201 mix1: mix-1 { };
1202 };
1203
1204 rcar_sound,ctu {
1205 ctu00: ctu-0 { };
1206 ctu01: ctu-1 { };
1207 ctu02: ctu-2 { };
1208 ctu03: ctu-3 { };
1209 ctu10: ctu-4 { };
1210 ctu11: ctu-5 { };
1211 ctu12: ctu-6 { };
1212 ctu13: ctu-7 { };
1213 };
1214
1215 rcar_sound,src {
1216 src0: src-0 {
1217 interrupts = <GIC_SPI 352 IRQ_TYPE_LEVEL_HIGH>;
1218 dmas = <&audma0 0x85>, <&audma0 0x9a>;
1219 dma-names = "rx", "tx";
1220 };
1221 src1: src-1 {
1222 interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>;
1223 dmas = <&audma0 0x87>, <&audma0 0x9c>;
1224 dma-names = "rx", "tx";
1225 };
1226 src2: src-2 {
1227 interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>;
1228 dmas = <&audma0 0x89>, <&audma0 0x9e>;
1229 dma-names = "rx", "tx";
1230 };
1231 src3: src-3 {
1232 interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;
1233 dmas = <&audma0 0x8b>, <&audma0 0xa0>;
1234 dma-names = "rx", "tx";
1235 };
1236 src4: src-4 {
1237 interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>;
1238 dmas = <&audma0 0x8d>, <&audma0 0xb0>;
1239 dma-names = "rx", "tx";
1240 };
1241 src5: src-5 {
1242 interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>;
1243 dmas = <&audma0 0x8f>, <&audma0 0xb2>;
1244 dma-names = "rx", "tx";
1245 };
1246 src6: src-6 {
1247 interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>;
1248 dmas = <&audma0 0x91>, <&audma0 0xb4>;
1249 dma-names = "rx", "tx";
1250 };
1251 src7: src-7 {
1252 interrupts = <GIC_SPI 359 IRQ_TYPE_LEVEL_HIGH>;
1253 dmas = <&audma0 0x93>, <&audma0 0xb6>;
1254 dma-names = "rx", "tx";
1255 };
1256 src8: src-8 {
1257 interrupts = <GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH>;
1258 dmas = <&audma0 0x95>, <&audma0 0xb8>;
1259 dma-names = "rx", "tx";
1260 };
1261 src9: src-9 {
1262 interrupts = <GIC_SPI 361 IRQ_TYPE_LEVEL_HIGH>;
1263 dmas = <&audma0 0x97>, <&audma0 0xba>;
1264 dma-names = "rx", "tx";
1265 };
1266 };
1267
1268 rcar_sound,ssi {
1269 ssi0: ssi-0 {
1270 interrupts = <GIC_SPI 370 IRQ_TYPE_LEVEL_HIGH>;
1271 dmas = <&audma0 0x01>, <&audma0 0x02>,
1272 <&audma0 0x15>, <&audma0 0x16>;
1273 dma-names = "rx", "tx", "rxu", "txu";
1274 };
1275 ssi1: ssi-1 {
1276 interrupts = <GIC_SPI 371 IRQ_TYPE_LEVEL_HIGH>;
1277 dmas = <&audma0 0x03>, <&audma0 0x04>,
1278 <&audma0 0x49>, <&audma0 0x4a>;
1279 dma-names = "rx", "tx", "rxu", "txu";
1280 };
1281 ssi2: ssi-2 {
1282 interrupts = <GIC_SPI 372 IRQ_TYPE_LEVEL_HIGH>;
1283 dmas = <&audma0 0x05>, <&audma0 0x06>,
1284 <&audma0 0x63>, <&audma0 0x64>;
1285 dma-names = "rx", "tx", "rxu", "txu";
1286 };
1287 ssi3: ssi-3 {
1288 interrupts = <GIC_SPI 373 IRQ_TYPE_LEVEL_HIGH>;
1289 dmas = <&audma0 0x07>, <&audma0 0x08>,
1290 <&audma0 0x6f>, <&audma0 0x70>;
1291 dma-names = "rx", "tx", "rxu", "txu";
1292 };
1293 ssi4: ssi-4 {
1294 interrupts = <GIC_SPI 374 IRQ_TYPE_LEVEL_HIGH>;
1295 dmas = <&audma0 0x09>, <&audma0 0x0a>,
1296 <&audma0 0x71>, <&audma0 0x72>;
1297 dma-names = "rx", "tx", "rxu", "txu";
1298 };
1299 ssi5: ssi-5 {
1300 interrupts = <GIC_SPI 375 IRQ_TYPE_LEVEL_HIGH>;
1301 dmas = <&audma0 0x0b>, <&audma0 0x0c>,
1302 <&audma0 0x73>, <&audma0 0x74>;
1303 dma-names = "rx", "tx", "rxu", "txu";
1304 };
1305 ssi6: ssi-6 {
1306 interrupts = <GIC_SPI 376 IRQ_TYPE_LEVEL_HIGH>;
1307 dmas = <&audma0 0x0d>, <&audma0 0x0e>,
1308 <&audma0 0x75>, <&audma0 0x76>;
1309 dma-names = "rx", "tx", "rxu", "txu";
1310 };
1311 ssi7: ssi-7 {
1312 interrupts = <GIC_SPI 377 IRQ_TYPE_LEVEL_HIGH>;
1313 dmas = <&audma0 0x0f>, <&audma0 0x10>,
1314 <&audma0 0x79>, <&audma0 0x7a>;
1315 dma-names = "rx", "tx", "rxu", "txu";
1316 };
1317 ssi8: ssi-8 {
1318 interrupts = <GIC_SPI 378 IRQ_TYPE_LEVEL_HIGH>;
1319 dmas = <&audma0 0x11>, <&audma0 0x12>,
1320 <&audma0 0x7b>, <&audma0 0x7c>;
1321 dma-names = "rx", "tx", "rxu", "txu";
1322 };
1323 ssi9: ssi-9 {
1324 interrupts = <GIC_SPI 379 IRQ_TYPE_LEVEL_HIGH>;
1325 dmas = <&audma0 0x13>, <&audma0 0x14>,
1326 <&audma0 0x7d>, <&audma0 0x7e>;
1327 dma-names = "rx", "tx", "rxu", "txu";
1328 };
1329 };
1330 };
1331
1332 audma0: dma-controller@ec700000 {
1333 compatible = "renesas,dmac-r8a77990",
1334 "renesas,rcar-dmac";
1335 reg = <0 0xec700000 0 0x10000>;
1336 interrupts = <GIC_SPI 350 IRQ_TYPE_LEVEL_HIGH
1337 GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH
1338 GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH
1339 GIC_SPI 322 IRQ_TYPE_LEVEL_HIGH
1340 GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH
1341 GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH
1342 GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH
1343 GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH
1344 GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH
1345 GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH
1346 GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH
1347 GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH
1348 GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH
1349 GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH
1350 GIC_SPI 333 IRQ_TYPE_LEVEL_HIGH
1351 GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH
1352 GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH>;
1353 interrupt-names = "error",
1354 "ch0", "ch1", "ch2", "ch3",
1355 "ch4", "ch5", "ch6", "ch7",
1356 "ch8", "ch9", "ch10", "ch11",
1357 "ch12", "ch13", "ch14", "ch15";
1358 clocks = <&cpg CPG_MOD 502>;
1359 clock-names = "fck";
1360 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
1361 resets = <&cpg 502>;
1362 #dma-cells = <1>;
1363 dma-channels = <16>;
1364 iommus = <&ipmmu_mp 0>, <&ipmmu_mp 1>,
1365 <&ipmmu_mp 2>, <&ipmmu_mp 3>,
1366 <&ipmmu_mp 4>, <&ipmmu_mp 5>,
1367 <&ipmmu_mp 6>, <&ipmmu_mp 7>,
1368 <&ipmmu_mp 8>, <&ipmmu_mp 9>,
1369 <&ipmmu_mp 10>, <&ipmmu_mp 11>,
1370 <&ipmmu_mp 12>, <&ipmmu_mp 13>,
1371 <&ipmmu_mp 14>, <&ipmmu_mp 15>;
1372 };
1373
781 xhci0: usb@ee000000 {
782 compatible = "renesas,xhci-r8a77990",
783 "renesas,rcar-gen3-xhci";
784 reg = <0 0xee000000 0 0xc00>;
785 interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;
786 clocks = <&cpg CPG_MOD 328>;
787 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
788 resets = <&cpg 328>;
789 status = "disabled";
790 };
791
1374 xhci0: usb@ee000000 {
1375 compatible = "renesas,xhci-r8a77990",
1376 "renesas,rcar-gen3-xhci";
1377 reg = <0 0xee000000 0 0xc00>;
1378 interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;
1379 clocks = <&cpg CPG_MOD 328>;
1380 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
1381 resets = <&cpg 328>;
1382 status = "disabled";
1383 };
1384
1385 usb3_peri0: usb@ee020000 {
1386 compatible = "renesas,r8a77990-usb3-peri",
1387 "renesas,rcar-gen3-usb3-peri";
1388 reg = <0 0xee020000 0 0x400>;
1389 interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>;
1390 clocks = <&cpg CPG_MOD 328>;
1391 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
1392 resets = <&cpg 328>;
1393 status = "disabled";
1394 };
1395
792 ohci0: usb@ee080000 {
793 compatible = "generic-ohci";
794 reg = <0 0xee080000 0 0x100>;
795 interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
796 clocks = <&cpg CPG_MOD 703>, <&cpg CPG_MOD 704>;
797 phys = <&usb2_phy0>;
798 phy-names = "usb";
799 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;

--- 21 unchanged lines hidden (view full) ---

821 interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
822 clocks = <&cpg CPG_MOD 703>, <&cpg CPG_MOD 704>;
823 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
824 resets = <&cpg 703>, <&cpg 704>;
825 #phy-cells = <0>;
826 status = "disabled";
827 };
828
1396 ohci0: usb@ee080000 {
1397 compatible = "generic-ohci";
1398 reg = <0 0xee080000 0 0x100>;
1399 interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
1400 clocks = <&cpg CPG_MOD 703>, <&cpg CPG_MOD 704>;
1401 phys = <&usb2_phy0>;
1402 phy-names = "usb";
1403 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;

--- 21 unchanged lines hidden (view full) ---

1425 interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
1426 clocks = <&cpg CPG_MOD 703>, <&cpg CPG_MOD 704>;
1427 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
1428 resets = <&cpg 703>, <&cpg 704>;
1429 #phy-cells = <0>;
1430 status = "disabled";
1431 };
1432
1433 sdhi0: sd@ee100000 {
1434 compatible = "renesas,sdhi-r8a77990",
1435 "renesas,rcar-gen3-sdhi";
1436 reg = <0 0xee100000 0 0x2000>;
1437 interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;
1438 clocks = <&cpg CPG_MOD 314>;
1439 max-frequency = <200000000>;
1440 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
1441 resets = <&cpg 314>;
1442 status = "disabled";
1443 };
1444
1445 sdhi1: sd@ee120000 {
1446 compatible = "renesas,sdhi-r8a77990",
1447 "renesas,rcar-gen3-sdhi";
1448 reg = <0 0xee120000 0 0x2000>;
1449 interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>;
1450 clocks = <&cpg CPG_MOD 313>;
1451 max-frequency = <200000000>;
1452 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
1453 resets = <&cpg 313>;
1454 status = "disabled";
1455 };
1456
1457 sdhi3: sd@ee160000 {
1458 compatible = "renesas,sdhi-r8a77990",
1459 "renesas,rcar-gen3-sdhi";
1460 reg = <0 0xee160000 0 0x2000>;
1461 interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>;
1462 clocks = <&cpg CPG_MOD 311>;
1463 max-frequency = <200000000>;
1464 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
1465 resets = <&cpg 311>;
1466 status = "disabled";
1467 };
1468
829 gic: interrupt-controller@f1010000 {
830 compatible = "arm,gic-400";
831 #interrupt-cells = <3>;
832 #address-cells = <0>;
833 interrupt-controller;
834 reg = <0x0 0xf1010000 0 0x1000>,
835 <0x0 0xf1020000 0 0x20000>,
836 <0x0 0xf1040000 0 0x20000>,

--- 199 unchanged lines hidden (view full) ---

1036 port@1 {
1037 reg = <1>;
1038 lvds1_out: endpoint {
1039 };
1040 };
1041 };
1042 };
1043
1469 gic: interrupt-controller@f1010000 {
1470 compatible = "arm,gic-400";
1471 #interrupt-cells = <3>;
1472 #address-cells = <0>;
1473 interrupt-controller;
1474 reg = <0x0 0xf1010000 0 0x1000>,
1475 <0x0 0xf1020000 0 0x20000>,
1476 <0x0 0xf1040000 0 0x20000>,

--- 199 unchanged lines hidden (view full) ---

1676 port@1 {
1677 reg = <1>;
1678 lvds1_out: endpoint {
1679 };
1680 };
1681 };
1682 };
1683
1684 pciec0: pcie@fe000000 {
1685 compatible = "renesas,pcie-r8a77990",
1686 "renesas,pcie-rcar-gen3";
1687 reg = <0 0xfe000000 0 0x80000>;
1688 #address-cells = <3>;
1689 #size-cells = <2>;
1690 bus-range = <0x00 0xff>;
1691 device_type = "pci";
1692 ranges = <0x01000000 0 0x00000000 0 0xfe100000 0 0x00100000
1693 0x02000000 0 0xfe200000 0 0xfe200000 0 0x00200000
1694 0x02000000 0 0x30000000 0 0x30000000 0 0x08000000
1695 0x42000000 0 0x38000000 0 0x38000000 0 0x08000000>;
1696 /* Map all possible DDR as inbound ranges */
1697 dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x40000000>;
1698 interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
1699 <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
1700 <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
1701 #interrupt-cells = <1>;
1702 interrupt-map-mask = <0 0 0 0>;
1703 interrupt-map = <0 0 0 0 &gic GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
1704 clocks = <&cpg CPG_MOD 319>, <&pcie_bus_clk>;
1705 clock-names = "pcie", "pcie_bus";
1706 power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
1707 resets = <&cpg 319>;
1708 status = "disabled";
1709 };
1710
1044 prr: chipid@fff00044 {
1045 compatible = "renesas,prr";
1046 reg = <0 0xfff00044 0 4>;
1047 };
1048 };
1049
1050 timer {
1051 compatible = "arm,armv8-timer";
1052 interrupts-extended = <&gic GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
1053 <&gic GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
1054 <&gic GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
1055 <&gic GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
1056 };
1057};
1711 prr: chipid@fff00044 {
1712 compatible = "renesas,prr";
1713 reg = <0 0xfff00044 0 4>;
1714 };
1715 };
1716
1717 timer {
1718 compatible = "arm,armv8-timer";
1719 interrupts-extended = <&gic GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
1720 <&gic GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
1721 <&gic GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
1722 <&gic GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
1723 };
1724};