r8a77970.dtsi (bd746e70d3fce2cb1719fd2c085cd57a872575fe) r8a77970.dtsi (38dbb6fc972e53110f0bc308057822d73c063903)
1/*
2 * Device Tree Source for the r8a77970 SoC
3 *
4 * Copyright (C) 2016-2017 Renesas Electronics Corp.
5 * Copyright (C) 2017 Cogent Embedded, Inc.
6 *
7 * This file is licensed under the terms of the GNU General Public License
8 * version 2. This program is licensed "as is" without any warranty of any

--- 45 unchanged lines hidden (view full) ---

54
55 extalr_clk: extalr {
56 compatible = "fixed-clock";
57 #clock-cells = <0>;
58 /* This value must be overridden by the board */
59 clock-frequency = <0>;
60 };
61
1/*
2 * Device Tree Source for the r8a77970 SoC
3 *
4 * Copyright (C) 2016-2017 Renesas Electronics Corp.
5 * Copyright (C) 2017 Cogent Embedded, Inc.
6 *
7 * This file is licensed under the terms of the GNU General Public License
8 * version 2. This program is licensed "as is" without any warranty of any

--- 45 unchanged lines hidden (view full) ---

54
55 extalr_clk: extalr {
56 compatible = "fixed-clock";
57 #clock-cells = <0>;
58 /* This value must be overridden by the board */
59 clock-frequency = <0>;
60 };
61
62 /* External SCIF clock - to be overridden by boards that provide it */
63 scif_clk: scif {
64 compatible = "fixed-clock";
65 #clock-cells = <0>;
66 clock-frequency = <0>;
67 };
68
62 soc {
63 compatible = "simple-bus";
64 interrupt-parent = <&gic>;
65
66 #address-cells = <2>;
67 #size-cells = <2>;
68 ranges;
69

--- 94 unchanged lines hidden (view full) ---

164 "ch4", "ch5", "ch6", "ch7";
165 clocks = <&cpg CPG_MOD 217>;
166 clock-names = "fck";
167 power-domains = <&sysc 32>;
168 resets = <&cpg 217>;
169 #dma-cells = <1>;
170 dma-channels = <8>;
171 };
69 soc {
70 compatible = "simple-bus";
71 interrupt-parent = <&gic>;
72
73 #address-cells = <2>;
74 #size-cells = <2>;
75 ranges;
76

--- 94 unchanged lines hidden (view full) ---

171 "ch4", "ch5", "ch6", "ch7";
172 clocks = <&cpg CPG_MOD 217>;
173 clock-names = "fck";
174 power-domains = <&sysc 32>;
175 resets = <&cpg 217>;
176 #dma-cells = <1>;
177 dma-channels = <8>;
178 };
179
180 hscif0: serial@e6540000 {
181 compatible = "renesas,hscif-r8a77970",
182 "renesas,rcar-gen3-hscif",
183 "renesas,hscif";
184 reg = <0 0xe6540000 0 96>;
185 interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>;
186 clocks = <&cpg CPG_MOD 520>,
187 <&cpg CPG_CORE 9>,
188 <&scif_clk>;
189 clock-names = "fck", "brg_int", "scif_clk";
190 dmas = <&dmac1 0x31>, <&dmac1 0x30>,
191 <&dmac2 0x31>, <&dmac2 0x30>;
192 dma-names = "tx", "rx", "tx", "rx";
193 power-domains = <&sysc 32>;
194 resets = <&cpg 520>;
195 status = "disabled";
196 };
197
198 hscif1: serial@e6550000 {
199 compatible = "renesas,hscif-r8a77970",
200 "renesas,rcar-gen3-hscif",
201 "renesas,hscif";
202 reg = <0 0xe6550000 0 96>;
203 interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>;
204 clocks = <&cpg CPG_MOD 519>,
205 <&cpg CPG_CORE 9>,
206 <&scif_clk>;
207 clock-names = "fck", "brg_int", "scif_clk";
208 dmas = <&dmac1 0x33>, <&dmac1 0x32>,
209 <&dmac2 0x33>, <&dmac2 0x32>;
210 dma-names = "tx", "rx", "tx", "rx";
211 power-domains = <&sysc 32>;
212 resets = <&cpg 519>;
213 status = "disabled";
214 };
215
216 hscif2: serial@e6560000 {
217 compatible = "renesas,hscif-r8a77970",
218 "renesas,rcar-gen3-hscif",
219 "renesas,hscif";
220 reg = <0 0xe6560000 0 96>;
221 interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>;
222 clocks = <&cpg CPG_MOD 518>,
223 <&cpg CPG_CORE 9>,
224 <&scif_clk>;
225 clock-names = "fck", "brg_int", "scif_clk";
226 dmas = <&dmac1 0x35>, <&dmac1 0x34>,
227 <&dmac2 0x35>, <&dmac2 0x34>;
228 dma-names = "tx", "rx", "tx", "rx";
229 power-domains = <&sysc 32>;
230 resets = <&cpg 518>;
231 status = "disabled";
232 };
233
234 hscif3: serial@e66a0000 {
235 compatible = "renesas,hscif-r8a77970",
236 "renesas,rcar-gen3-hscif", "renesas,hscif";
237 reg = <0 0xe66a0000 0 96>;
238 interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>;
239 clocks = <&cpg CPG_MOD 517>,
240 <&cpg CPG_CORE 9>,
241 <&scif_clk>;
242 clock-names = "fck", "brg_int", "scif_clk";
243 dmas = <&dmac1 0x37>, <&dmac1 0x36>,
244 <&dmac2 0x37>, <&dmac2 0x36>;
245 dma-names = "tx", "rx", "tx", "rx";
246 power-domains = <&sysc 32>;
247 resets = <&cpg 517>;
248 status = "disabled";
249 };
250
251 scif0: serial@e6e60000 {
252 compatible = "renesas,scif-r8a77970",
253 "renesas,rcar-gen3-scif",
254 "renesas,scif";
255 reg = <0 0xe6e60000 0 64>;
256 interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>;
257 clocks = <&cpg CPG_MOD 207>,
258 <&cpg CPG_CORE 9>,
259 <&scif_clk>;
260 clock-names = "fck", "brg_int", "scif_clk";
261 dmas = <&dmac1 0x51>, <&dmac1 0x50>,
262 <&dmac2 0x51>, <&dmac2 0x50>;
263 dma-names = "tx", "rx", "tx", "rx";
264 power-domains = <&sysc 32>;
265 resets = <&cpg 207>;
266 status = "disabled";
267 };
268
269 scif1: serial@e6e68000 {
270 compatible = "renesas,scif-r8a77970",
271 "renesas,rcar-gen3-scif",
272 "renesas,scif";
273 reg = <0 0xe6e68000 0 64>;
274 interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>;
275 clocks = <&cpg CPG_MOD 206>,
276 <&cpg CPG_CORE 9>,
277 <&scif_clk>;
278 clock-names = "fck", "brg_int", "scif_clk";
279 dmas = <&dmac1 0x53>, <&dmac1 0x52>,
280 <&dmac2 0x53>, <&dmac2 0x52>;
281 dma-names = "tx", "rx", "tx", "rx";
282 power-domains = <&sysc 32>;
283 resets = <&cpg 206>;
284 status = "disabled";
285 };
286
287 scif3: serial@e6c50000 {
288 compatible = "renesas,scif-r8a77970",
289 "renesas,rcar-gen3-scif",
290 "renesas,scif";
291 reg = <0 0xe6c50000 0 64>;
292 interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
293 clocks = <&cpg CPG_MOD 204>,
294 <&cpg CPG_CORE 9>,
295 <&scif_clk>;
296 clock-names = "fck", "brg_int", "scif_clk";
297 dmas = <&dmac1 0x57>, <&dmac1 0x56>,
298 <&dmac2 0x57>, <&dmac2 0x56>;
299 dma-names = "tx", "rx", "tx", "rx";
300 power-domains = <&sysc 32>;
301 resets = <&cpg 204>;
302 status = "disabled";
303 };
304
305 scif4: serial@e6c40000 {
306 compatible = "renesas,scif-r8a77970",
307 "renesas,rcar-gen3-scif", "renesas,scif";
308 reg = <0 0xe6c40000 0 64>;
309 interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
310 clocks = <&cpg CPG_MOD 203>,
311 <&cpg CPG_CORE 9>,
312 <&scif_clk>;
313 clock-names = "fck", "brg_int", "scif_clk";
314 dmas = <&dmac1 0x59>, <&dmac1 0x58>,
315 <&dmac2 0x59>, <&dmac2 0x58>;
316 dma-names = "tx", "rx", "tx", "rx";
317 power-domains = <&sysc 32>;
318 resets = <&cpg 203>;
319 status = "disabled";
320 };
172 };
173};
321 };
322};