Kconfig (fefdaa06ccdde394be865ed76509be82813e425b) Kconfig (f12d0d7c7786af39435ef6ae9defe47fb58f6091)
1comment "Processor Type"
2
3config CPU_32
4 bool
5 default y
6
7# Select CPU types depending on the architecture selected. This selects
8# which CPUs we support in the kernel image, and the compiler instruction

--- 431 unchanged lines hidden (view full) ---

440 depends on ARCH_SUPPORTS_BIG_ENDIAN
441 help
442 Say Y if you plan on running a kernel in big-endian mode.
443 Note that your board must be properly built and your board
444 port must properly enable any big-endian related features
445 of your chipset/board/processor.
446
447config CPU_ICACHE_DISABLE
1comment "Processor Type"
2
3config CPU_32
4 bool
5 default y
6
7# Select CPU types depending on the architecture selected. This selects
8# which CPUs we support in the kernel image, and the compiler instruction

--- 431 unchanged lines hidden (view full) ---

440 depends on ARCH_SUPPORTS_BIG_ENDIAN
441 help
442 Say Y if you plan on running a kernel in big-endian mode.
443 Note that your board must be properly built and your board
444 port must properly enable any big-endian related features
445 of your chipset/board/processor.
446
447config CPU_ICACHE_DISABLE
448 bool "Disable I-Cache"
449 depends on CPU_ARM920T || CPU_ARM922T || CPU_ARM925T || CPU_ARM926T || CPU_ARM1020 || CPU_V6
448 bool "Disable I-Cache (I-bit)"
449 depends on CPU_CP15 && !(CPU_ARM610 || CPU_ARM710 || CPU_ARM720T || CPU_ARM740T || CPU_XSCALE || CPU_XSC3)
450 help
451 Say Y here to disable the processor instruction cache. Unless
452 you have a reason not to or are unsure, say N.
453
454config CPU_DCACHE_DISABLE
450 help
451 Say Y here to disable the processor instruction cache. Unless
452 you have a reason not to or are unsure, say N.
453
454config CPU_DCACHE_DISABLE
455 bool "Disable D-Cache"
456 depends on CPU_ARM920T || CPU_ARM922T || CPU_ARM925T || CPU_ARM926T || CPU_ARM1020 || CPU_V6
455 bool "Disable D-Cache (C-bit)"
456 depends on CPU_CP15
457 help
458 Say Y here to disable the processor data cache. Unless
459 you have a reason not to or are unsure, say N.
460
461config CPU_DCACHE_WRITETHROUGH
462 bool "Force write through D-cache"
463 depends on (CPU_ARM920T || CPU_ARM922T || CPU_ARM925T || CPU_ARM926T || CPU_ARM1020 || CPU_V6) && !CPU_DCACHE_DISABLE
464 default y if CPU_ARM925T

--- 42 unchanged lines hidden ---
457 help
458 Say Y here to disable the processor data cache. Unless
459 you have a reason not to or are unsure, say N.
460
461config CPU_DCACHE_WRITETHROUGH
462 bool "Force write through D-cache"
463 depends on (CPU_ARM920T || CPU_ARM922T || CPU_ARM925T || CPU_ARM926T || CPU_ARM1020 || CPU_V6) && !CPU_DCACHE_DISABLE
464 default y if CPU_ARM925T

--- 42 unchanged lines hidden ---