1[ 2 { 3 "BriefDescription": "This event is deprecated. Refer to new event BUS_LOCK.SELF_LOCKS", 4 "EdgeDetect": "1", 5 "EventCode": "0x63", 6 "EventName": "BUS_LOCK.ALL", 7 "SampleAfterValue": "200003" 8 }, 9 { 10 "BriefDescription": "Counts the number of unhalted cycles a core is blocked due to an accepted lock issued by other cores.", 11 "EventCode": "0x63", 12 "EventName": "BUS_LOCK.BLOCK_CYCLES", 13 "PublicDescription": "Counts the number of unhalted cycles a core is blocked due to an accepted lock issued by other cores. Counts on a per core basis.", 14 "SampleAfterValue": "200003", 15 "UMask": "0x2" 16 }, 17 { 18 "BriefDescription": "This event is deprecated. Refer to new event BUS_LOCK.BLOCK_CYCLES", 19 "EventCode": "0x63", 20 "EventName": "BUS_LOCK.CYCLES_OTHER_BLOCK", 21 "SampleAfterValue": "200003", 22 "UMask": "0x2" 23 }, 24 { 25 "BriefDescription": "This event is deprecated. Refer to new event BUS_LOCK.LOCK_CYCLES", 26 "EventCode": "0x63", 27 "EventName": "BUS_LOCK.CYCLES_SELF_BLOCK", 28 "SampleAfterValue": "200003", 29 "UMask": "0x1" 30 }, 31 { 32 "BriefDescription": "Counts the number of unhalted cycles a core is blocked due to an accepted lock it issued.", 33 "EventCode": "0x63", 34 "EventName": "BUS_LOCK.LOCK_CYCLES", 35 "PublicDescription": "Counts the number of unhalted cycles a core is blocked due to an accepted lock it issued. Counts on a per core basis.", 36 "SampleAfterValue": "200003", 37 "UMask": "0x1" 38 }, 39 { 40 "BriefDescription": "Counts the number of bus locks a core issued its self (e.g. lock to UC or Split Lock) and does not include cache locks.", 41 "EdgeDetect": "1", 42 "EventCode": "0x63", 43 "EventName": "BUS_LOCK.SELF_LOCKS", 44 "PublicDescription": "Counts the number of bus locks a core issued its self (e.g. lock to UC or Split Lock) and does not include cache locks. Counts on a per core basis.", 45 "SampleAfterValue": "200003" 46 }, 47 { 48 "BriefDescription": "This event is deprecated. Refer to new event MEM_BOUND_STALLS.LOAD_DRAM_HIT", 49 "EventCode": "0x34", 50 "EventName": "C0_STALLS.LOAD_DRAM_HIT", 51 "SampleAfterValue": "200003", 52 "UMask": "0x4" 53 }, 54 { 55 "BriefDescription": "This event is deprecated. Refer to new event MEM_BOUND_STALLS.LOAD_L2_HIT", 56 "EventCode": "0x34", 57 "EventName": "C0_STALLS.LOAD_L2_HIT", 58 "SampleAfterValue": "200003", 59 "UMask": "0x1" 60 }, 61 { 62 "BriefDescription": "This event is deprecated. Refer to new event MEM_BOUND_STALLS.LOAD_LLC_HIT", 63 "EventCode": "0x34", 64 "EventName": "C0_STALLS.LOAD_LLC_HIT", 65 "SampleAfterValue": "200003", 66 "UMask": "0x2" 67 }, 68 { 69 "BriefDescription": "Counts the number of core cycles during which interrupts are masked (disabled).", 70 "EventCode": "0xcb", 71 "EventName": "HW_INTERRUPTS.MASKED", 72 "PublicDescription": "Counts the number of core cycles during which interrupts are masked (disabled). Increments by 1 each core cycle that EFLAGS.IF is 0, regardless of whether interrupts are pending or not.", 73 "SampleAfterValue": "200003", 74 "UMask": "0x2" 75 }, 76 { 77 "BriefDescription": "Counts the number of core cycles during which there are pending interrupts while interrupts are masked (disabled).", 78 "EventCode": "0xcb", 79 "EventName": "HW_INTERRUPTS.PENDING_AND_MASKED", 80 "PublicDescription": "Counts the number of core cycles during which there are pending interrupts while interrupts are masked (disabled). Increments by 1 each core cycle that both EFLAGS.IF is 0 and an INTR is pending (which means the APIC is telling the ROB to cause an INTR). This event does not increment if EFLAGS.IF is 0 but all interrupt in the APICs Interrupt Request Register (IRR) are inhibited by the PPR (thus either by ISRV or TPR) because in these cases the interrupts would be held up in the APIC and would not be pended to the ROB. This event does count when an interrupt is only inhibited by MOV/POP SS state machines or the STI state machine. These extra inhibits only last for a single instructions and would not be important.", 81 "SampleAfterValue": "200003", 82 "UMask": "0x4" 83 }, 84 { 85 "BriefDescription": "Counts the number of hardware interrupts received by the processor.", 86 "EventCode": "0xcb", 87 "EventName": "HW_INTERRUPTS.RECEIVED", 88 "SampleAfterValue": "203", 89 "UMask": "0x1" 90 }, 91 { 92 "BriefDescription": "Counts all code reads that have any type of response.", 93 "EventCode": "0XB7", 94 "EventName": "OCR.ALL_CODE_RD.ANY_RESPONSE", 95 "MSRIndex": "0x1a6,0x1a7", 96 "MSRValue": "0x10044", 97 "SampleAfterValue": "100003", 98 "UMask": "0x1" 99 }, 100 { 101 "BriefDescription": "Counts all code reads that were supplied by DRAM.", 102 "EventCode": "0XB7", 103 "EventName": "OCR.ALL_CODE_RD.DRAM", 104 "MSRIndex": "0x1a6,0x1a7", 105 "MSRValue": "0x184000044", 106 "SampleAfterValue": "100003", 107 "UMask": "0x1" 108 }, 109 { 110 "BriefDescription": "Counts all code reads that were supplied by DRAM.", 111 "EventCode": "0XB7", 112 "EventName": "OCR.ALL_CODE_RD.LOCAL_DRAM", 113 "MSRIndex": "0x1a6,0x1a7", 114 "MSRValue": "0x184000044", 115 "SampleAfterValue": "100003", 116 "UMask": "0x1" 117 }, 118 { 119 "BriefDescription": "Counts all code reads that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).", 120 "EventCode": "0XB7", 121 "EventName": "OCR.ALL_CODE_RD.OUTSTANDING", 122 "MSRIndex": "0x1a6", 123 "MSRValue": "0x8000000000000044", 124 "SampleAfterValue": "100003", 125 "UMask": "0x1" 126 }, 127 { 128 "BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that have any type of response.", 129 "EventCode": "0XB7", 130 "EventName": "OCR.COREWB_M.ANY_RESPONSE", 131 "MSRIndex": "0x1a6,0x1a7", 132 "MSRValue": "0x3000000010000", 133 "SampleAfterValue": "100003", 134 "UMask": "0x1" 135 }, 136 { 137 "BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).", 138 "EventCode": "0XB7", 139 "EventName": "OCR.COREWB_M.OUTSTANDING", 140 "MSRIndex": "0x1a6", 141 "MSRValue": "0x8003000000000000", 142 "SampleAfterValue": "100003", 143 "UMask": "0x1" 144 }, 145 { 146 "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.", 147 "EventCode": "0XB7", 148 "EventName": "OCR.DEMAND_CODE_RD.ANY_RESPONSE", 149 "MSRIndex": "0x1a6,0x1a7", 150 "MSRValue": "0x10004", 151 "SampleAfterValue": "100003", 152 "UMask": "0x1" 153 }, 154 { 155 "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.", 156 "EventCode": "0XB7", 157 "EventName": "OCR.DEMAND_CODE_RD.DRAM", 158 "MSRIndex": "0x1a6,0x1a7", 159 "MSRValue": "0x184000004", 160 "SampleAfterValue": "100003", 161 "UMask": "0x1" 162 }, 163 { 164 "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.", 165 "EventCode": "0XB7", 166 "EventName": "OCR.DEMAND_CODE_RD.LOCAL_DRAM", 167 "MSRIndex": "0x1a6,0x1a7", 168 "MSRValue": "0x184000004", 169 "SampleAfterValue": "100003", 170 "UMask": "0x1" 171 }, 172 { 173 "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that have any type of response.", 174 "EventCode": "0XB7", 175 "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.ANY_RESPONSE", 176 "MSRIndex": "0x1a6,0x1a7", 177 "MSRValue": "0x10001", 178 "SampleAfterValue": "100003", 179 "UMask": "0x1" 180 }, 181 { 182 "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by DRAM.", 183 "EventCode": "0XB7", 184 "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.DRAM", 185 "MSRIndex": "0x1a6,0x1a7", 186 "MSRValue": "0x184000001", 187 "SampleAfterValue": "100003", 188 "UMask": "0x1" 189 }, 190 { 191 "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by DRAM.", 192 "EventCode": "0XB7", 193 "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.LOCAL_DRAM", 194 "MSRIndex": "0x1a6,0x1a7", 195 "MSRValue": "0x184000001", 196 "SampleAfterValue": "100003", 197 "UMask": "0x1" 198 }, 199 { 200 "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).", 201 "EventCode": "0XB7", 202 "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.OUTSTANDING", 203 "MSRIndex": "0x1a6", 204 "MSRValue": "0x8000000000000001", 205 "SampleAfterValue": "100003", 206 "UMask": "0x1" 207 }, 208 { 209 "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.ANY_RESPONSE", 210 "EventCode": "0XB7", 211 "EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE", 212 "MSRIndex": "0x1a6,0x1a7", 213 "MSRValue": "0x10001", 214 "SampleAfterValue": "100003", 215 "UMask": "0x1" 216 }, 217 { 218 "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.DRAM", 219 "EventCode": "0XB7", 220 "EventName": "OCR.DEMAND_DATA_RD.DRAM", 221 "MSRIndex": "0x1a6,0x1a7", 222 "MSRValue": "0x184000001", 223 "SampleAfterValue": "100003", 224 "UMask": "0x1" 225 }, 226 { 227 "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.LOCAL_DRAM", 228 "EventCode": "0XB7", 229 "EventName": "OCR.DEMAND_DATA_RD.LOCAL_DRAM", 230 "MSRIndex": "0x1a6,0x1a7", 231 "MSRValue": "0x184000001", 232 "SampleAfterValue": "100003", 233 "UMask": "0x1" 234 }, 235 { 236 "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.OUTSTANDING", 237 "EventCode": "0XB7", 238 "EventName": "OCR.DEMAND_DATA_RD.OUTSTANDING", 239 "MSRIndex": "0x1a6", 240 "MSRValue": "0x8000000000000001", 241 "SampleAfterValue": "100003", 242 "UMask": "0x1" 243 }, 244 { 245 "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.", 246 "EventCode": "0XB7", 247 "EventName": "OCR.DEMAND_RFO.ANY_RESPONSE", 248 "MSRIndex": "0x1a6,0x1a7", 249 "MSRValue": "0x10002", 250 "SampleAfterValue": "100003", 251 "UMask": "0x1" 252 }, 253 { 254 "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.", 255 "EventCode": "0XB7", 256 "EventName": "OCR.DEMAND_RFO.DRAM", 257 "MSRIndex": "0x1a6,0x1a7", 258 "MSRValue": "0x184000002", 259 "SampleAfterValue": "100003", 260 "UMask": "0x1" 261 }, 262 { 263 "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.", 264 "EventCode": "0XB7", 265 "EventName": "OCR.DEMAND_RFO.LOCAL_DRAM", 266 "MSRIndex": "0x1a6,0x1a7", 267 "MSRValue": "0x184000002", 268 "SampleAfterValue": "100003", 269 "UMask": "0x1" 270 }, 271 { 272 "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).", 273 "EventCode": "0XB7", 274 "EventName": "OCR.DEMAND_RFO.OUTSTANDING", 275 "MSRIndex": "0x1a6", 276 "MSRValue": "0x8000000000000002", 277 "SampleAfterValue": "100003", 278 "UMask": "0x1" 279 }, 280 { 281 "BriefDescription": "Counts streaming stores which modify a full 64 byte cacheline that have any type of response.", 282 "EventCode": "0XB7", 283 "EventName": "OCR.FULL_STREAMING_WR.ANY_RESPONSE", 284 "MSRIndex": "0x1a6,0x1a7", 285 "MSRValue": "0x800000010000", 286 "SampleAfterValue": "100003", 287 "UMask": "0x1" 288 }, 289 { 290 "BriefDescription": "Counts L1 data cache hardware prefetches and software prefetches (except PREFETCHW and PFRFO) that have any type of response.", 291 "EventCode": "0XB7", 292 "EventName": "OCR.HWPF_L1D_AND_SWPF.ANY_RESPONSE", 293 "MSRIndex": "0x1a6,0x1a7", 294 "MSRValue": "0x10400", 295 "SampleAfterValue": "100003", 296 "UMask": "0x1" 297 }, 298 { 299 "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that have any type of response.", 300 "EventCode": "0XB7", 301 "EventName": "OCR.HWPF_L2_CODE_RD.ANY_RESPONSE", 302 "MSRIndex": "0x1a6,0x1a7", 303 "MSRValue": "0x10040", 304 "SampleAfterValue": "100003", 305 "UMask": "0x1" 306 }, 307 { 308 "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by DRAM.", 309 "EventCode": "0XB7", 310 "EventName": "OCR.HWPF_L2_CODE_RD.DRAM", 311 "MSRIndex": "0x1a6,0x1a7", 312 "MSRValue": "0x184000040", 313 "SampleAfterValue": "100003", 314 "UMask": "0x1" 315 }, 316 { 317 "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by DRAM.", 318 "EventCode": "0XB7", 319 "EventName": "OCR.HWPF_L2_CODE_RD.LOCAL_DRAM", 320 "MSRIndex": "0x1a6,0x1a7", 321 "MSRValue": "0x184000040", 322 "SampleAfterValue": "100003", 323 "UMask": "0x1" 324 }, 325 { 326 "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).", 327 "EventCode": "0XB7", 328 "EventName": "OCR.HWPF_L2_CODE_RD.OUTSTANDING", 329 "MSRIndex": "0x1a6", 330 "MSRValue": "0x8000000000000040", 331 "SampleAfterValue": "100003", 332 "UMask": "0x1" 333 }, 334 { 335 "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that have any type of response.", 336 "EventCode": "0XB7", 337 "EventName": "OCR.HWPF_L2_DATA_RD.ANY_RESPONSE", 338 "MSRIndex": "0x1a6,0x1a7", 339 "MSRValue": "0x10010", 340 "SampleAfterValue": "100003", 341 "UMask": "0x1" 342 }, 343 { 344 "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by DRAM.", 345 "EventCode": "0XB7", 346 "EventName": "OCR.HWPF_L2_DATA_RD.DRAM", 347 "MSRIndex": "0x1a6,0x1a7", 348 "MSRValue": "0x184000010", 349 "SampleAfterValue": "100003", 350 "UMask": "0x1" 351 }, 352 { 353 "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by DRAM.", 354 "EventCode": "0XB7", 355 "EventName": "OCR.HWPF_L2_DATA_RD.LOCAL_DRAM", 356 "MSRIndex": "0x1a6,0x1a7", 357 "MSRValue": "0x184000010", 358 "SampleAfterValue": "100003", 359 "UMask": "0x1" 360 }, 361 { 362 "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that have any type of response.", 363 "EventCode": "0XB7", 364 "EventName": "OCR.HWPF_L2_RFO.ANY_RESPONSE", 365 "MSRIndex": "0x1a6,0x1a7", 366 "MSRValue": "0x10020", 367 "SampleAfterValue": "100003", 368 "UMask": "0x1" 369 }, 370 { 371 "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by DRAM.", 372 "EventCode": "0XB7", 373 "EventName": "OCR.HWPF_L2_RFO.DRAM", 374 "MSRIndex": "0x1a6,0x1a7", 375 "MSRValue": "0x184000020", 376 "SampleAfterValue": "100003", 377 "UMask": "0x1" 378 }, 379 { 380 "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by DRAM.", 381 "EventCode": "0XB7", 382 "EventName": "OCR.HWPF_L2_RFO.LOCAL_DRAM", 383 "MSRIndex": "0x1a6,0x1a7", 384 "MSRValue": "0x184000020", 385 "SampleAfterValue": "100003", 386 "UMask": "0x1" 387 }, 388 { 389 "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).", 390 "EventCode": "0XB7", 391 "EventName": "OCR.HWPF_L2_RFO.OUTSTANDING", 392 "MSRIndex": "0x1a6", 393 "MSRValue": "0x8000000000000020", 394 "SampleAfterValue": "100003", 395 "UMask": "0x1" 396 }, 397 { 398 "BriefDescription": "Counts modified writebacks from L1 cache that miss the L2 cache that have any type of response.", 399 "EventCode": "0XB7", 400 "EventName": "OCR.L1WB_M.ANY_RESPONSE", 401 "MSRIndex": "0x1a6,0x1a7", 402 "MSRValue": "0x1000000010000", 403 "SampleAfterValue": "100003", 404 "UMask": "0x1" 405 }, 406 { 407 "BriefDescription": "Counts modified writeBacks from L2 cache that miss the L3 cache that have any type of response.", 408 "EventCode": "0XB7", 409 "EventName": "OCR.L2WB_M.ANY_RESPONSE", 410 "MSRIndex": "0x1a6,0x1a7", 411 "MSRValue": "0x2000000010000", 412 "SampleAfterValue": "100003", 413 "UMask": "0x1" 414 }, 415 { 416 "BriefDescription": "Counts miscellaneous requests, such as I/O accesses, that have any type of response.", 417 "EventCode": "0XB7", 418 "EventName": "OCR.OTHER.ANY_RESPONSE", 419 "MSRIndex": "0x1a6,0x1a7", 420 "MSRValue": "0x18000", 421 "SampleAfterValue": "100003", 422 "UMask": "0x1" 423 }, 424 { 425 "BriefDescription": "Counts streaming stores which modify only part of a 64 byte cacheline that have any type of response.", 426 "EventCode": "0XB7", 427 "EventName": "OCR.PARTIAL_STREAMING_WR.ANY_RESPONSE", 428 "MSRIndex": "0x1a6,0x1a7", 429 "MSRValue": "0x400000010000", 430 "SampleAfterValue": "100003", 431 "UMask": "0x1" 432 }, 433 { 434 "BriefDescription": "Counts all hardware and software prefetches that have any type of response.", 435 "EventCode": "0XB7", 436 "EventName": "OCR.PREFETCHES.ANY_RESPONSE", 437 "MSRIndex": "0x1a6,0x1a7", 438 "MSRValue": "0x10470", 439 "SampleAfterValue": "100003", 440 "UMask": "0x1" 441 }, 442 { 443 "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that have any type of response.", 444 "EventCode": "0XB7", 445 "EventName": "OCR.READS_TO_CORE.ANY_RESPONSE", 446 "MSRIndex": "0x1a6,0x1a7", 447 "MSRValue": "0x10477", 448 "SampleAfterValue": "100003", 449 "UMask": "0x1" 450 }, 451 { 452 "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM.", 453 "EventCode": "0XB7", 454 "EventName": "OCR.READS_TO_CORE.DRAM", 455 "MSRIndex": "0x1a6,0x1a7", 456 "MSRValue": "0x184000477", 457 "SampleAfterValue": "100003", 458 "UMask": "0x1" 459 }, 460 { 461 "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM.", 462 "EventCode": "0XB7", 463 "EventName": "OCR.READS_TO_CORE.LOCAL_DRAM", 464 "MSRIndex": "0x1a6,0x1a7", 465 "MSRValue": "0x184000477", 466 "SampleAfterValue": "100003", 467 "UMask": "0x1" 468 }, 469 { 470 "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).", 471 "EventCode": "0XB7", 472 "EventName": "OCR.READS_TO_CORE.OUTSTANDING", 473 "MSRIndex": "0x1a6", 474 "MSRValue": "0x8000000000000477", 475 "SampleAfterValue": "100003", 476 "UMask": "0x1" 477 }, 478 { 479 "BriefDescription": "Counts streaming stores that have any type of response.", 480 "EventCode": "0XB7", 481 "EventName": "OCR.STREAMING_WR.ANY_RESPONSE", 482 "MSRIndex": "0x1a6,0x1a7", 483 "MSRValue": "0x10800", 484 "SampleAfterValue": "100003", 485 "UMask": "0x1" 486 }, 487 { 488 "BriefDescription": "Counts uncached memory reads that have any type of response.", 489 "EventCode": "0XB7", 490 "EventName": "OCR.UC_RD.ANY_RESPONSE", 491 "MSRIndex": "0x1a6,0x1a7", 492 "MSRValue": "0x100000010000", 493 "SampleAfterValue": "100003", 494 "UMask": "0x1" 495 }, 496 { 497 "BriefDescription": "Counts uncached memory reads that were supplied by DRAM.", 498 "EventCode": "0XB7", 499 "EventName": "OCR.UC_RD.DRAM", 500 "MSRIndex": "0x1a6,0x1a7", 501 "MSRValue": "0x100184000000", 502 "SampleAfterValue": "100003", 503 "UMask": "0x1" 504 }, 505 { 506 "BriefDescription": "Counts uncached memory reads that were supplied by DRAM.", 507 "EventCode": "0XB7", 508 "EventName": "OCR.UC_RD.LOCAL_DRAM", 509 "MSRIndex": "0x1a6,0x1a7", 510 "MSRValue": "0x100184000000", 511 "SampleAfterValue": "100003", 512 "UMask": "0x1" 513 }, 514 { 515 "BriefDescription": "Counts uncached memory reads that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).", 516 "EventCode": "0XB7", 517 "EventName": "OCR.UC_RD.OUTSTANDING", 518 "MSRIndex": "0x1a6", 519 "MSRValue": "0x8000100000000000", 520 "SampleAfterValue": "100003", 521 "UMask": "0x1" 522 }, 523 { 524 "BriefDescription": "Counts uncached memory writes that have any type of response.", 525 "EventCode": "0XB7", 526 "EventName": "OCR.UC_WR.ANY_RESPONSE", 527 "MSRIndex": "0x1a6,0x1a7", 528 "MSRValue": "0x200000010000", 529 "SampleAfterValue": "100003", 530 "UMask": "0x1" 531 } 532] 533