1[ 2 { 3 "BriefDescription": "Counts the number of L2 Cache Accesses Counts the total number of L2 Cache Accesses - sum of hits, misses, rejects front door requests for CRd/DRd/RFO/ItoM/L2 Prefetches only, per core event", 4 "EventCode": "0x24", 5 "EventName": "L2_REQUEST.ALL", 6 "PublicDescription": "Counts the number of L2 Cache Accesses Counts the total number of L2 Cache Accesses - sum of hits, misses, rejects front door requests for CRd/DRd/RFO/ItoM/L2 Prefetches only.", 7 "SampleAfterValue": "1000003", 8 "UMask": "0x7", 9 "Unit": "cpu_atom" 10 }, 11 { 12 "BriefDescription": "Counts the number of cacheable memory requests that miss in the LLC. Counts on a per core basis.", 13 "EventCode": "0x2e", 14 "EventName": "LONGEST_LAT_CACHE.MISS", 15 "PublicDescription": "Counts the number of cacheable memory requests that miss in the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.", 16 "SampleAfterValue": "200003", 17 "UMask": "0x41", 18 "Unit": "cpu_atom" 19 }, 20 { 21 "BriefDescription": "Core-originated cacheable requests that missed L3 (Except hardware prefetches to the L3)", 22 "EventCode": "0x2e", 23 "EventName": "LONGEST_LAT_CACHE.MISS", 24 "PublicDescription": "Counts core-originated cacheable requests that miss the L3 cache (Longest Latency cache). Requests include data and code reads, Reads-for-Ownership (RFOs), speculative accesses and hardware prefetches to the L1 and L2. It does not include hardware prefetches to the L3, and may not count other types of requests to the L3.", 25 "SampleAfterValue": "100003", 26 "UMask": "0x41", 27 "Unit": "cpu_core" 28 }, 29 { 30 "BriefDescription": "Counts the number of cacheable memory requests that access the LLC. Counts on a per core basis.", 31 "EventCode": "0x2e", 32 "EventName": "LONGEST_LAT_CACHE.REFERENCE", 33 "PublicDescription": "Counts the number of cacheable memory requests that access the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.", 34 "SampleAfterValue": "200003", 35 "UMask": "0x4f", 36 "Unit": "cpu_atom" 37 }, 38 { 39 "BriefDescription": "Core-originated cacheable requests that refer to L3 (Except hardware prefetches to the L3)", 40 "EventCode": "0x2e", 41 "EventName": "LONGEST_LAT_CACHE.REFERENCE", 42 "PublicDescription": "Counts core-originated cacheable requests to the L3 cache (Longest Latency cache). Requests include data and code reads, Reads-for-Ownership (RFOs), speculative accesses and hardware prefetches to the L1 and L2. It does not include hardware prefetches to the L3, and may not count other types of requests to the L3.", 43 "SampleAfterValue": "100003", 44 "UMask": "0x4f", 45 "Unit": "cpu_core" 46 }, 47 { 48 "BriefDescription": "Retired load instructions.", 49 "Data_LA": "1", 50 "EventCode": "0xd0", 51 "EventName": "MEM_INST_RETIRED.ALL_LOADS", 52 "PEBS": "1", 53 "PublicDescription": "Counts all retired load instructions. This event accounts for SW prefetch instructions of PREFETCHNTA or PREFETCHT0/1/2 or PREFETCHW.", 54 "SampleAfterValue": "1000003", 55 "UMask": "0x81", 56 "Unit": "cpu_core" 57 }, 58 { 59 "BriefDescription": "Retired store instructions.", 60 "Data_LA": "1", 61 "EventCode": "0xd0", 62 "EventName": "MEM_INST_RETIRED.ALL_STORES", 63 "PEBS": "1", 64 "PublicDescription": "Counts all retired store instructions.", 65 "SampleAfterValue": "1000003", 66 "UMask": "0x82", 67 "Unit": "cpu_core" 68 }, 69 { 70 "BriefDescription": "Counts the number of load uops retired.", 71 "Data_LA": "1", 72 "EventCode": "0xd0", 73 "EventName": "MEM_UOPS_RETIRED.ALL_LOADS", 74 "PEBS": "1", 75 "SampleAfterValue": "200003", 76 "UMask": "0x81", 77 "Unit": "cpu_atom" 78 }, 79 { 80 "BriefDescription": "Counts the number of store uops retired.", 81 "Data_LA": "1", 82 "EventCode": "0xd0", 83 "EventName": "MEM_UOPS_RETIRED.ALL_STORES", 84 "PEBS": "1", 85 "SampleAfterValue": "200003", 86 "UMask": "0x82", 87 "Unit": "cpu_atom" 88 }, 89 { 90 "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled", 91 "Data_LA": "1", 92 "EventCode": "0xd0", 93 "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_1024", 94 "MSRIndex": "0x3F6", 95 "MSRValue": "0x400", 96 "PEBS": "2", 97 "SampleAfterValue": "200003", 98 "UMask": "0x5", 99 "Unit": "cpu_atom" 100 }, 101 { 102 "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled", 103 "Data_LA": "1", 104 "EventCode": "0xd0", 105 "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_128", 106 "MSRIndex": "0x3F6", 107 "MSRValue": "0x80", 108 "PEBS": "2", 109 "SampleAfterValue": "200003", 110 "UMask": "0x5", 111 "Unit": "cpu_atom" 112 }, 113 { 114 "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled", 115 "Data_LA": "1", 116 "EventCode": "0xd0", 117 "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_16", 118 "MSRIndex": "0x3F6", 119 "MSRValue": "0x10", 120 "PEBS": "2", 121 "SampleAfterValue": "200003", 122 "UMask": "0x5", 123 "Unit": "cpu_atom" 124 }, 125 { 126 "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled", 127 "Data_LA": "1", 128 "EventCode": "0xd0", 129 "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_2048", 130 "MSRIndex": "0x3F6", 131 "MSRValue": "0x800", 132 "PEBS": "2", 133 "SampleAfterValue": "200003", 134 "UMask": "0x5", 135 "Unit": "cpu_atom" 136 }, 137 { 138 "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled", 139 "Data_LA": "1", 140 "EventCode": "0xd0", 141 "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_256", 142 "MSRIndex": "0x3F6", 143 "MSRValue": "0x100", 144 "PEBS": "2", 145 "SampleAfterValue": "200003", 146 "UMask": "0x5", 147 "Unit": "cpu_atom" 148 }, 149 { 150 "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled", 151 "Data_LA": "1", 152 "EventCode": "0xd0", 153 "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_32", 154 "MSRIndex": "0x3F6", 155 "MSRValue": "0x20", 156 "PEBS": "2", 157 "SampleAfterValue": "200003", 158 "UMask": "0x5", 159 "Unit": "cpu_atom" 160 }, 161 { 162 "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled", 163 "Data_LA": "1", 164 "EventCode": "0xd0", 165 "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_4", 166 "MSRIndex": "0x3F6", 167 "MSRValue": "0x4", 168 "PEBS": "2", 169 "SampleAfterValue": "200003", 170 "UMask": "0x5", 171 "Unit": "cpu_atom" 172 }, 173 { 174 "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled", 175 "Data_LA": "1", 176 "EventCode": "0xd0", 177 "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_512", 178 "MSRIndex": "0x3F6", 179 "MSRValue": "0x200", 180 "PEBS": "2", 181 "SampleAfterValue": "200003", 182 "UMask": "0x5", 183 "Unit": "cpu_atom" 184 }, 185 { 186 "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled", 187 "Data_LA": "1", 188 "EventCode": "0xd0", 189 "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_64", 190 "MSRIndex": "0x3F6", 191 "MSRValue": "0x40", 192 "PEBS": "2", 193 "SampleAfterValue": "200003", 194 "UMask": "0x5", 195 "Unit": "cpu_atom" 196 }, 197 { 198 "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled", 199 "Data_LA": "1", 200 "EventCode": "0xd0", 201 "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_8", 202 "MSRIndex": "0x3F6", 203 "MSRValue": "0x8", 204 "PEBS": "2", 205 "SampleAfterValue": "200003", 206 "UMask": "0x5", 207 "Unit": "cpu_atom" 208 }, 209 { 210 "BriefDescription": "Counts the number of stores uops retired same as MEM_UOPS_RETIRED.ALL_STORES", 211 "Data_LA": "1", 212 "EventCode": "0xd0", 213 "EventName": "MEM_UOPS_RETIRED.STORE_LATENCY", 214 "PEBS": "2", 215 "SampleAfterValue": "200003", 216 "UMask": "0x6", 217 "Unit": "cpu_atom" 218 } 219] 220