1[ 2 { 3 "BriefDescription": "Demand Data Read miss L2, no rejects", 4 "CollectPEBSRecord": "2", 5 "Counter": "0,1,2,3", 6 "EventCode": "0x24", 7 "EventName": "L2_RQSTS.DEMAND_DATA_RD_MISS", 8 "PEBScounters": "0,1,2,3", 9 "PublicDescription": "Counts the number of demand Data Read requests that miss L2 cache. Only not rejected loads are counted.", 10 "SampleAfterValue": "200003", 11 "Speculative": "1", 12 "UMask": "0x21" 13 }, 14 { 15 "BriefDescription": "RFO requests that miss L2 cache", 16 "CollectPEBSRecord": "2", 17 "Counter": "0,1,2,3", 18 "EventCode": "0x24", 19 "EventName": "L2_RQSTS.RFO_MISS", 20 "PEBScounters": "0,1,2,3", 21 "PublicDescription": "Counts the RFO (Read-for-Ownership) requests that miss L2 cache.", 22 "SampleAfterValue": "200003", 23 "Speculative": "1", 24 "UMask": "0x22" 25 }, 26 { 27 "BriefDescription": "L2 cache misses when fetching instructions", 28 "CollectPEBSRecord": "2", 29 "Counter": "0,1,2,3", 30 "EventCode": "0x24", 31 "EventName": "L2_RQSTS.CODE_RD_MISS", 32 "PEBScounters": "0,1,2,3", 33 "PublicDescription": "Counts L2 cache misses when fetching instructions.", 34 "SampleAfterValue": "200003", 35 "Speculative": "1", 36 "UMask": "0x24" 37 }, 38 { 39 "BriefDescription": "Demand requests that miss L2 cache", 40 "CollectPEBSRecord": "2", 41 "Counter": "0,1,2,3", 42 "EventCode": "0x24", 43 "EventName": "L2_RQSTS.ALL_DEMAND_MISS", 44 "PEBScounters": "0,1,2,3", 45 "PublicDescription": "Counts demand requests that miss L2 cache.", 46 "SampleAfterValue": "200003", 47 "Speculative": "1", 48 "UMask": "0x27" 49 }, 50 { 51 "BriefDescription": "SW prefetch requests that miss L2 cache.", 52 "CollectPEBSRecord": "2", 53 "Counter": "0,1,2,3", 54 "EventCode": "0x24", 55 "EventName": "L2_RQSTS.SWPF_MISS", 56 "PEBScounters": "0,1,2,3", 57 "PublicDescription": "Counts Software prefetch requests that miss the L2 cache. This event accounts for PREFETCHNTA and PREFETCHT0/1/2 instructions.", 58 "SampleAfterValue": "200003", 59 "Speculative": "1", 60 "UMask": "0x28" 61 }, 62 { 63 "BriefDescription": "Demand Data Read requests that hit L2 cache", 64 "CollectPEBSRecord": "2", 65 "Counter": "0,1,2,3", 66 "EventCode": "0x24", 67 "EventName": "L2_RQSTS.DEMAND_DATA_RD_HIT", 68 "PEBScounters": "0,1,2,3", 69 "PublicDescription": "Counts the number of demand Data Read requests initiated by load instructions that hit L2 cache.", 70 "SampleAfterValue": "200003", 71 "Speculative": "1", 72 "UMask": "0xc1" 73 }, 74 { 75 "BriefDescription": "RFO requests that hit L2 cache", 76 "CollectPEBSRecord": "2", 77 "Counter": "0,1,2,3", 78 "EventCode": "0x24", 79 "EventName": "L2_RQSTS.RFO_HIT", 80 "PEBScounters": "0,1,2,3", 81 "PublicDescription": "Counts the RFO (Read-for-Ownership) requests that hit L2 cache.", 82 "SampleAfterValue": "200003", 83 "Speculative": "1", 84 "UMask": "0xc2" 85 }, 86 { 87 "BriefDescription": "L2 cache hits when fetching instructions, code reads.", 88 "CollectPEBSRecord": "2", 89 "Counter": "0,1,2,3", 90 "EventCode": "0x24", 91 "EventName": "L2_RQSTS.CODE_RD_HIT", 92 "PEBScounters": "0,1,2,3", 93 "PublicDescription": "Counts L2 cache hits when fetching instructions, code reads.", 94 "SampleAfterValue": "200003", 95 "Speculative": "1", 96 "UMask": "0xc4" 97 }, 98 { 99 "BriefDescription": "SW prefetch requests that hit L2 cache.", 100 "CollectPEBSRecord": "2", 101 "Counter": "0,1,2,3", 102 "EventCode": "0x24", 103 "EventName": "L2_RQSTS.SWPF_HIT", 104 "PEBScounters": "0,1,2,3", 105 "PublicDescription": "Counts Software prefetch requests that hit the L2 cache. This event accounts for PREFETCHNTA and PREFETCHT0/1/2 instructions.", 106 "SampleAfterValue": "200003", 107 "Speculative": "1", 108 "UMask": "0xc8" 109 }, 110 { 111 "BriefDescription": "Demand Data Read requests", 112 "CollectPEBSRecord": "2", 113 "Counter": "0,1,2,3", 114 "EventCode": "0x24", 115 "EventName": "L2_RQSTS.ALL_DEMAND_DATA_RD", 116 "PEBScounters": "0,1,2,3", 117 "PublicDescription": "Counts the number of demand Data Read requests (including requests from L1D hardware prefetchers). These loads may hit or miss L2 cache. Only non rejected loads are counted.", 118 "SampleAfterValue": "200003", 119 "Speculative": "1", 120 "UMask": "0xe1" 121 }, 122 { 123 "BriefDescription": "RFO requests to L2 cache", 124 "CollectPEBSRecord": "2", 125 "Counter": "0,1,2,3", 126 "EventCode": "0x24", 127 "EventName": "L2_RQSTS.ALL_RFO", 128 "PEBScounters": "0,1,2,3", 129 "PublicDescription": "Counts the total number of RFO (read for ownership) requests to L2 cache. L2 RFO requests include both L1D demand RFO misses as well as L1D RFO prefetches.", 130 "SampleAfterValue": "200003", 131 "Speculative": "1", 132 "UMask": "0xe2" 133 }, 134 { 135 "BriefDescription": "L2 code requests", 136 "CollectPEBSRecord": "2", 137 "Counter": "0,1,2,3", 138 "EventCode": "0x24", 139 "EventName": "L2_RQSTS.ALL_CODE_RD", 140 "PEBScounters": "0,1,2,3", 141 "PublicDescription": "Counts the total number of L2 code requests.", 142 "SampleAfterValue": "200003", 143 "Speculative": "1", 144 "UMask": "0xe4" 145 }, 146 { 147 "BriefDescription": "Core-originated cacheable demand requests missed L3", 148 "CollectPEBSRecord": "2", 149 "Counter": "0,1,2,3,4,5,6,7", 150 "EventCode": "0x2e", 151 "EventName": "LONGEST_LAT_CACHE.MISS", 152 "PEBScounters": "0,1,2,3,4,5,6,7", 153 "PublicDescription": "Counts core-originated cacheable requests that miss the L3 cache (Longest Latency cache). Requests include data and code reads, Reads-for-Ownership (RFOs), speculative accesses and hardware prefetches from L1 and L2. It does not include all misses to the L3.", 154 "SampleAfterValue": "100003", 155 "Speculative": "1", 156 "UMask": "0x1" 157 }, 158 { 159 "BriefDescription": "Number of L1D misses that are outstanding", 160 "CollectPEBSRecord": "2", 161 "Counter": "0,1,2,3", 162 "EventCode": "0x48", 163 "EventName": "L1D_PEND_MISS.PENDING", 164 "PEBScounters": "0,1,2,3", 165 "PublicDescription": "Counts number of L1D misses that are outstanding in each cycle, that is each cycle the number of Fill Buffers (FB) outstanding required by Demand Reads. FB either is held by demand loads, or it is held by non-demand loads and gets hit at least once by demand. The valid outstanding interval is defined until the FB deallocation by one of the following ways: from FB allocation, if FB is allocated by demand from the demand Hit FB, if it is allocated by hardware or software prefetch. Note: In the L1D, a Demand Read contains cacheable or noncacheable demand loads, including ones causing cache-line splits and reads due to page walks resulted from any request type.", 166 "SampleAfterValue": "1000003", 167 "Speculative": "1", 168 "UMask": "0x1" 169 }, 170 { 171 "BriefDescription": "Cycles with L1D load Misses outstanding.", 172 "CollectPEBSRecord": "2", 173 "Counter": "0,1,2,3", 174 "CounterMask": "1", 175 "EventCode": "0x48", 176 "EventName": "L1D_PEND_MISS.PENDING_CYCLES", 177 "PEBScounters": "0,1,2,3", 178 "PublicDescription": "Counts duration of L1D miss outstanding in cycles.", 179 "SampleAfterValue": "1000003", 180 "Speculative": "1", 181 "UMask": "0x1" 182 }, 183 { 184 "BriefDescription": "Number of cycles a demand request has waited due to L1D Fill Buffer (FB) unavailability.", 185 "CollectPEBSRecord": "2", 186 "Counter": "0,1,2,3", 187 "EventCode": "0x48", 188 "EventName": "L1D_PEND_MISS.FB_FULL", 189 "PEBScounters": "0,1,2,3", 190 "PublicDescription": "Counts number of cycles a demand request has waited due to L1D Fill Buffer (FB) unavailablability. Demand requests include cacheable/uncacheable demand load, store, lock or SW prefetch accesses.", 191 "SampleAfterValue": "1000003", 192 "Speculative": "1", 193 "UMask": "0x2" 194 }, 195 { 196 "BriefDescription": "Number of phases a demand request has waited due to L1D Fill Buffer (FB) unavailablability.", 197 "CollectPEBSRecord": "2", 198 "Counter": "0,1,2,3", 199 "CounterMask": "1", 200 "EdgeDetect": "1", 201 "EventCode": "0x48", 202 "EventName": "L1D_PEND_MISS.FB_FULL_PERIODS", 203 "PEBScounters": "0,1,2,3", 204 "PublicDescription": "Counts number of phases a demand request has waited due to L1D Fill Buffer (FB) unavailablability. Demand requests include cacheable/uncacheable demand load, store, lock or SW prefetch accesses.", 205 "SampleAfterValue": "1000003", 206 "Speculative": "1", 207 "UMask": "0x2" 208 }, 209 { 210 "BriefDescription": "Number of cycles a demand request has waited due to L1D due to lack of L2 resources.", 211 "CollectPEBSRecord": "2", 212 "Counter": "0,1,2,3", 213 "EventCode": "0x48", 214 "EventName": "L1D_PEND_MISS.L2_STALL", 215 "PEBScounters": "0,1,2,3", 216 "PublicDescription": "Counts number of cycles a demand request has waited due to L1D due to lack of L2 resources. Demand requests include cacheable/uncacheable demand load, store, lock or SW prefetch accesses.", 217 "SampleAfterValue": "1000003", 218 "Speculative": "1", 219 "UMask": "0x4" 220 }, 221 { 222 "BriefDescription": "Counts the number of cache lines replaced in L1 data cache.", 223 "CollectPEBSRecord": "2", 224 "Counter": "0,1,2,3", 225 "EventCode": "0x51", 226 "EventName": "L1D.REPLACEMENT", 227 "PEBScounters": "0,1,2,3", 228 "PublicDescription": "Counts L1D data line replacements including opportunistic replacements, and replacements that require stall-for-replace or block-for-replace.", 229 "SampleAfterValue": "100003", 230 "Speculative": "1", 231 "UMask": "0x1" 232 }, 233 { 234 "BriefDescription": "For every cycle where the core is waiting on at least 1 outstanding Demand RFO request, increments by 1.", 235 "CollectPEBSRecord": "2", 236 "Counter": "0,1,2,3", 237 "CounterMask": "1", 238 "EventCode": "0x60", 239 "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO", 240 "PEBScounters": "0,1,2,3", 241 "PublicDescription": "For every cycle where the core is waiting on at least 1 outstanding demand RFO request, increments by 1. RFOs are initiated by a core as part of a data store operation. Demand RFO requests include RFOs, locks, and ItoM transactions. Requests are considered outstanding from the time they miss the core's L2 cache until the transaction completion message is sent to the requestor.", 242 "SampleAfterValue": "1000003", 243 "Speculative": "1", 244 "UMask": "0x4" 245 }, 246 { 247 "BriefDescription": "For every cycle, increments by the number of outstanding data read requests the core is waiting on.", 248 "CollectPEBSRecord": "2", 249 "Counter": "0,1,2,3", 250 "EventCode": "0x60", 251 "EventName": "OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD", 252 "PEBScounters": "0,1,2,3", 253 "PublicDescription": "For every cycle, increments by the number of outstanding data read requests the core is waiting on. Data read requests include cacheable demand reads and L2 prefetches, but do not include RFOs, code reads or prefetches to the L3. Reads due to page walks resulting from any request type will also be counted. Requests are considered outstanding from the time they miss the core's L2 cache until the transaction completion message is sent to the requestor.", 254 "SampleAfterValue": "1000003", 255 "Speculative": "1", 256 "UMask": "0x8" 257 }, 258 { 259 "BriefDescription": "For every cycle where the core is waiting on at least 1 outstanding demand data read request, increments by 1.", 260 "CollectPEBSRecord": "2", 261 "Counter": "0,1,2,3", 262 "CounterMask": "1", 263 "EventCode": "0x60", 264 "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD", 265 "PEBScounters": "0,1,2,3", 266 "PublicDescription": "For every cycle where the core is waiting on at least 1 outstanding data read request, increments by 1. Data read requests include cacheable demand reads and L2 prefetches, but do not include RFOs, code reads or prefetches to the L3. Reads due to page walks resulting from any request type will also be counted. Requests are considered outstanding from the time they miss the core's L2 cache until the transaction completion message is sent to the requestor.", 267 "SampleAfterValue": "1000003", 268 "Speculative": "1", 269 "UMask": "0x8" 270 }, 271 { 272 "BriefDescription": "Demand Data Read requests sent to uncore", 273 "CollectPEBSRecord": "2", 274 "Counter": "0,1,2,3", 275 "EventCode": "0xb0", 276 "EventName": "OFFCORE_REQUESTS.DEMAND_DATA_RD", 277 "PEBScounters": "0,1,2,3", 278 "PublicDescription": "Counts the Demand Data Read requests sent to uncore. Use it in conjunction with OFFCORE_REQUESTS_OUTSTANDING to determine average latency in the uncore.", 279 "SampleAfterValue": "100003", 280 "Speculative": "1", 281 "UMask": "0x1" 282 }, 283 { 284 "BriefDescription": "Demand and prefetch data reads", 285 "CollectPEBSRecord": "2", 286 "Counter": "0,1,2,3", 287 "EventCode": "0xB0", 288 "EventName": "OFFCORE_REQUESTS.ALL_DATA_RD", 289 "PEBScounters": "0,1,2,3", 290 "PublicDescription": "Counts the demand and prefetch data reads. All Core Data Reads include cacheable 'Demands' and L2 prefetchers (not L3 prefetchers). Counting also covers reads due to page walks resulted from any request type.", 291 "SampleAfterValue": "100003", 292 "Speculative": "1", 293 "UMask": "0x8" 294 }, 295 { 296 "BriefDescription": "Counts memory transactions sent to the uncore.", 297 "CollectPEBSRecord": "2", 298 "Counter": "0,1,2,3", 299 "EventCode": "0xB0", 300 "EventName": "OFFCORE_REQUESTS.ALL_REQUESTS", 301 "PEBScounters": "0,1,2,3", 302 "PublicDescription": "Counts memory transactions sent to the uncore including requests initiated by the core, all L3 prefetches, reads resulting from page walks, and snoop responses.", 303 "SampleAfterValue": "100003", 304 "Speculative": "1", 305 "UMask": "0x80" 306 }, 307 { 308 "BriefDescription": "Retired load instructions that miss the STLB.", 309 "CollectPEBSRecord": "2", 310 "Counter": "0,1,2,3", 311 "Data_LA": "1", 312 "EventCode": "0xd0", 313 "EventName": "MEM_INST_RETIRED.STLB_MISS_LOADS", 314 "PEBS": "1", 315 "PEBScounters": "0,1,2,3", 316 "PublicDescription": "Counts retired load instructions that true miss the STLB.", 317 "SampleAfterValue": "100003", 318 "UMask": "0x11" 319 }, 320 { 321 "BriefDescription": "Retired store instructions that miss the STLB.", 322 "CollectPEBSRecord": "2", 323 "Counter": "0,1,2,3", 324 "Data_LA": "1", 325 "EventCode": "0xd0", 326 "EventName": "MEM_INST_RETIRED.STLB_MISS_STORES", 327 "L1_Hit_Indication": "1", 328 "PEBS": "1", 329 "PEBScounters": "0,1,2,3", 330 "PublicDescription": "Counts retired store instructions that true miss the STLB.", 331 "SampleAfterValue": "100003", 332 "UMask": "0x12" 333 }, 334 { 335 "BriefDescription": "Retired load instructions with locked access.", 336 "CollectPEBSRecord": "2", 337 "Counter": "0,1,2,3", 338 "Data_LA": "1", 339 "EventCode": "0xd0", 340 "EventName": "MEM_INST_RETIRED.LOCK_LOADS", 341 "PEBS": "1", 342 "PEBScounters": "0,1,2,3", 343 "PublicDescription": "Counts retired load instructions with locked access.", 344 "SampleAfterValue": "100007", 345 "UMask": "0x21" 346 }, 347 { 348 "BriefDescription": "Retired load instructions that split across a cacheline boundary.", 349 "CollectPEBSRecord": "2", 350 "Counter": "0,1,2,3", 351 "Data_LA": "1", 352 "EventCode": "0xd0", 353 "EventName": "MEM_INST_RETIRED.SPLIT_LOADS", 354 "PEBS": "1", 355 "PEBScounters": "0,1,2,3", 356 "PublicDescription": "Counts retired load instructions that split across a cacheline boundary.", 357 "SampleAfterValue": "100003", 358 "UMask": "0x41" 359 }, 360 { 361 "BriefDescription": "Retired store instructions that split across a cacheline boundary.", 362 "CollectPEBSRecord": "2", 363 "Counter": "0,1,2,3", 364 "Data_LA": "1", 365 "EventCode": "0xd0", 366 "EventName": "MEM_INST_RETIRED.SPLIT_STORES", 367 "L1_Hit_Indication": "1", 368 "PEBS": "1", 369 "PEBScounters": "0,1,2,3", 370 "PublicDescription": "Counts retired store instructions that split across a cacheline boundary.", 371 "SampleAfterValue": "100003", 372 "UMask": "0x42" 373 }, 374 { 375 "BriefDescription": "All retired load instructions.", 376 "CollectPEBSRecord": "2", 377 "Counter": "0,1,2,3", 378 "Data_LA": "1", 379 "EventCode": "0xd0", 380 "EventName": "MEM_INST_RETIRED.ALL_LOADS", 381 "PEBS": "1", 382 "PEBScounters": "0,1,2,3", 383 "PublicDescription": "Counts all retired load instructions. This event accounts for SW prefetch instructions for loads.", 384 "SampleAfterValue": "1000003", 385 "UMask": "0x81" 386 }, 387 { 388 "BriefDescription": "All retired store instructions.", 389 "CollectPEBSRecord": "2", 390 "Counter": "0,1,2,3", 391 "Data_LA": "1", 392 "EventCode": "0xd0", 393 "EventName": "MEM_INST_RETIRED.ALL_STORES", 394 "L1_Hit_Indication": "1", 395 "PEBS": "1", 396 "PEBScounters": "0,1,2,3", 397 "PublicDescription": "Counts all retired store instructions. This event account for SW prefetch instructions and PREFETCHW instruction for stores.", 398 "SampleAfterValue": "1000003", 399 "UMask": "0x82" 400 }, 401 { 402 "BriefDescription": "Retired load instructions with L1 cache hits as data sources", 403 "CollectPEBSRecord": "2", 404 "Counter": "0,1,2,3", 405 "Data_LA": "1", 406 "EventCode": "0xd1", 407 "EventName": "MEM_LOAD_RETIRED.L1_HIT", 408 "PEBS": "1", 409 "PEBScounters": "0,1,2,3", 410 "PublicDescription": "Counts retired load instructions with at least one uop that hit in the L1 data cache. This event includes all SW prefetches and lock instructions regardless of the data source.", 411 "SampleAfterValue": "1000003", 412 "UMask": "0x1" 413 }, 414 { 415 "BriefDescription": "Retired load instructions with L2 cache hits as data sources", 416 "CollectPEBSRecord": "2", 417 "Counter": "0,1,2,3", 418 "Data_LA": "1", 419 "EventCode": "0xd1", 420 "EventName": "MEM_LOAD_RETIRED.L2_HIT", 421 "PEBS": "1", 422 "PEBScounters": "0,1,2,3", 423 "PublicDescription": "Counts retired load instructions with L2 cache hits as data sources.", 424 "SampleAfterValue": "200003", 425 "UMask": "0x2" 426 }, 427 { 428 "BriefDescription": "Retired load instructions with L3 cache hits as data sources", 429 "CollectPEBSRecord": "2", 430 "Counter": "0,1,2,3", 431 "Data_LA": "1", 432 "EventCode": "0xd1", 433 "EventName": "MEM_LOAD_RETIRED.L3_HIT", 434 "PEBS": "1", 435 "PEBScounters": "0,1,2,3", 436 "PublicDescription": "Counts retired load instructions with at least one uop that hit in the L3 cache.", 437 "SampleAfterValue": "100021", 438 "UMask": "0x4" 439 }, 440 { 441 "BriefDescription": "Retired load instructions missed L1 cache as data sources", 442 "CollectPEBSRecord": "2", 443 "Counter": "0,1,2,3", 444 "Data_LA": "1", 445 "EventCode": "0xd1", 446 "EventName": "MEM_LOAD_RETIRED.L1_MISS", 447 "PEBS": "1", 448 "PEBScounters": "0,1,2,3", 449 "PublicDescription": "Counts retired load instructions with at least one uop that missed in the L1 cache.", 450 "SampleAfterValue": "200003", 451 "UMask": "0x8" 452 }, 453 { 454 "BriefDescription": "Retired load instructions missed L2 cache as data sources", 455 "CollectPEBSRecord": "2", 456 "Counter": "0,1,2,3", 457 "Data_LA": "1", 458 "EventCode": "0xd1", 459 "EventName": "MEM_LOAD_RETIRED.L2_MISS", 460 "PEBS": "1", 461 "PEBScounters": "0,1,2,3", 462 "PublicDescription": "Counts retired load instructions missed L2 cache as data sources.", 463 "SampleAfterValue": "100021", 464 "UMask": "0x10" 465 }, 466 { 467 "BriefDescription": "Retired load instructions missed L3 cache as data sources", 468 "CollectPEBSRecord": "2", 469 "Counter": "0,1,2,3", 470 "Data_LA": "1", 471 "EventCode": "0xd1", 472 "EventName": "MEM_LOAD_RETIRED.L3_MISS", 473 "PEBS": "1", 474 "PEBScounters": "0,1,2,3", 475 "PublicDescription": "Counts retired load instructions with at least one uop that missed in the L3 cache.", 476 "SampleAfterValue": "50021", 477 "UMask": "0x20" 478 }, 479 { 480 "BriefDescription": "Number of completed demand load requests that missed the L1, but hit the FB(fill buffer), because a preceding miss to the same cacheline initiated the line to be brought into L1, but data is not yet ready in L1.", 481 "CollectPEBSRecord": "2", 482 "Counter": "0,1,2,3", 483 "Data_LA": "1", 484 "EventCode": "0xd1", 485 "EventName": "MEM_LOAD_RETIRED.FB_HIT", 486 "PEBS": "1", 487 "PEBScounters": "0,1,2,3", 488 "PublicDescription": "Counts retired load instructions with at least one uop was load missed in L1 but hit FB (Fill Buffers) due to preceding miss to the same cache line with data not ready.", 489 "SampleAfterValue": "100007", 490 "UMask": "0x40" 491 }, 492 { 493 "BriefDescription": "Retired demand load instructions which missed L3 but serviced from local IXP memory as data sources", 494 "CollectPEBSRecord": "2", 495 "Counter": "0,1,2,3", 496 "Data_LA": "1", 497 "EventCode": "0xd1", 498 "EventName": "MEM_LOAD_RETIRED.LOCAL_PMM", 499 "PEBS": "1", 500 "PEBScounters": "0,1,2,3", 501 "SampleAfterValue": "100003", 502 "UMask": "0x80" 503 }, 504 { 505 "BriefDescription": "Retired load instructions whose data sources were L3 hit and cross-core snoop missed in on-pkg core cache.", 506 "CollectPEBSRecord": "2", 507 "Counter": "0,1,2,3", 508 "Data_LA": "1", 509 "EventCode": "0xd2", 510 "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS", 511 "PEBS": "1", 512 "PEBScounters": "0,1,2,3", 513 "PublicDescription": "Counts the retired load instructions whose data sources were L3 hit and cross-core snoop missed in on-pkg core cache.", 514 "SampleAfterValue": "20011", 515 "UMask": "0x1" 516 }, 517 { 518 "BriefDescription": "This event is deprecated. Refer to new event MEM_LOAD_L3_HIT_RETIRED.XSNP_NO_FWD", 519 "CollectPEBSRecord": "2", 520 "Counter": "0,1,2,3", 521 "Data_LA": "1", 522 "EventCode": "0xd2", 523 "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_HIT", 524 "PEBS": "1", 525 "PEBScounters": "0,1,2,3", 526 "SampleAfterValue": "20011", 527 "UMask": "0x2" 528 }, 529 { 530 "BriefDescription": "Retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cache", 531 "CollectPEBSRecord": "2", 532 "Counter": "0,1,2,3", 533 "Data_LA": "1", 534 "EventCode": "0xd2", 535 "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_NO_FWD", 536 "PEBS": "1", 537 "PEBScounters": "0,1,2,3", 538 "PublicDescription": "Counts retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cache.", 539 "SampleAfterValue": "20011", 540 "Speculative": "1", 541 "UMask": "0x2" 542 }, 543 { 544 "BriefDescription": "This event is deprecated. Refer to new event MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD", 545 "CollectPEBSRecord": "2", 546 "Counter": "0,1,2,3", 547 "Data_LA": "1", 548 "EventCode": "0xd2", 549 "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_HITM", 550 "PEBS": "1", 551 "PEBScounters": "0,1,2,3", 552 "SampleAfterValue": "20011", 553 "UMask": "0x4" 554 }, 555 { 556 "BriefDescription": "Retired load instructions whose data sources were HitM responses from shared L3", 557 "CollectPEBSRecord": "2", 558 "Counter": "0,1,2,3", 559 "Data_LA": "1", 560 "EventCode": "0xd2", 561 "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD", 562 "PEBS": "1", 563 "PEBScounters": "0,1,2,3", 564 "PublicDescription": "Counts retired load instructions whose data sources were HitM responses from shared L3.", 565 "SampleAfterValue": "20011", 566 "Speculative": "1", 567 "UMask": "0x4" 568 }, 569 { 570 "BriefDescription": "Retired load instructions whose data sources were hits in L3 without snoops required", 571 "CollectPEBSRecord": "2", 572 "Counter": "0,1,2,3", 573 "Data_LA": "1", 574 "EventCode": "0xd2", 575 "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_NONE", 576 "PEBS": "1", 577 "PEBScounters": "0,1,2,3", 578 "PublicDescription": "Counts retired load instructions whose data sources were hits in L3 without snoops required.", 579 "SampleAfterValue": "100003", 580 "UMask": "0x8" 581 }, 582 { 583 "BriefDescription": "Retired load instructions which data sources missed L3 but serviced from local dram", 584 "CollectPEBSRecord": "2", 585 "Counter": "0,1,2,3", 586 "Data_LA": "1", 587 "EventCode": "0xd3", 588 "EventName": "MEM_LOAD_L3_MISS_RETIRED.LOCAL_DRAM", 589 "PEBS": "1", 590 "PEBScounters": "0,1,2,3", 591 "PublicDescription": "Retired load instructions which data sources missed L3 but serviced from local DRAM.", 592 "SampleAfterValue": "100007", 593 "UMask": "0x1" 594 }, 595 { 596 "BriefDescription": "Retired load instructions which data sources missed L3 but serviced from remote dram", 597 "CollectPEBSRecord": "2", 598 "Counter": "0,1,2,3", 599 "Data_LA": "1", 600 "EventCode": "0xd3", 601 "EventName": "MEM_LOAD_L3_MISS_RETIRED.REMOTE_DRAM", 602 "PEBS": "1", 603 "PEBScounters": "0,1,2,3", 604 "SampleAfterValue": "100007", 605 "UMask": "0x2" 606 }, 607 { 608 "BriefDescription": "Retired load instructions whose data sources was remote HITM", 609 "CollectPEBSRecord": "2", 610 "Counter": "0,1,2,3", 611 "Data_LA": "1", 612 "EventCode": "0xd3", 613 "EventName": "MEM_LOAD_L3_MISS_RETIRED.REMOTE_HITM", 614 "PEBS": "1", 615 "PEBScounters": "0,1,2,3", 616 "PublicDescription": "Retired load instructions whose data sources was remote HITM.", 617 "SampleAfterValue": "100007", 618 "UMask": "0x4" 619 }, 620 { 621 "BriefDescription": "Retired load instructions whose data sources was forwarded from a remote cache", 622 "CollectPEBSRecord": "2", 623 "Counter": "0,1,2,3", 624 "Data_LA": "1", 625 "EventCode": "0xd3", 626 "EventName": "MEM_LOAD_L3_MISS_RETIRED.REMOTE_FWD", 627 "PEBS": "1", 628 "PEBScounters": "0,1,2,3", 629 "PublicDescription": "Retired load instructions whose data sources was forwarded from a remote cache.", 630 "SampleAfterValue": "100007", 631 "UMask": "0x8" 632 }, 633 { 634 "BriefDescription": "Retired demand load instructions which missed L3 but serviced from remote IXP memory as data sources", 635 "CollectPEBSRecord": "2", 636 "Counter": "0,1,2,3", 637 "Data_LA": "1", 638 "EventCode": "0xd3", 639 "EventName": "MEM_LOAD_L3_MISS_RETIRED.REMOTE_PMM", 640 "PEBS": "1", 641 "PEBScounters": "0,1,2,3", 642 "PublicDescription": "Retired load instructions which data source was serviced from L4", 643 "SampleAfterValue": "100007", 644 "UMask": "0x10" 645 }, 646 { 647 "BriefDescription": "L2 writebacks that access L2 cache", 648 "CollectPEBSRecord": "2", 649 "Counter": "0,1,2,3", 650 "EventCode": "0xF0", 651 "EventName": "L2_TRANS.L2_WB", 652 "PEBScounters": "0,1,2,3", 653 "PublicDescription": "Counts L2 writebacks that access L2 cache.", 654 "SampleAfterValue": "200003", 655 "Speculative": "1", 656 "UMask": "0x40" 657 }, 658 { 659 "BriefDescription": "L2 cache lines filling L2", 660 "CollectPEBSRecord": "2", 661 "Counter": "0,1,2,3", 662 "EventCode": "0xF1", 663 "EventName": "L2_LINES_IN.ALL", 664 "PEBScounters": "0,1,2,3", 665 "PublicDescription": "Counts the number of L2 cache lines filling the L2. Counting does not cover rejects.", 666 "SampleAfterValue": "100003", 667 "Speculative": "1", 668 "UMask": "0x1f" 669 }, 670 { 671 "BriefDescription": "Non-modified cache lines that are silently dropped by L2 cache when triggered by an L2 cache fill.", 672 "CollectPEBSRecord": "2", 673 "Counter": "0,1,2,3", 674 "EventCode": "0xF2", 675 "EventName": "L2_LINES_OUT.SILENT", 676 "PEBScounters": "0,1,2,3", 677 "PublicDescription": "Counts the number of lines that are silently dropped by L2 cache when triggered by an L2 cache fill. These lines are typically in Shared or Exclusive state. A non-threaded event.", 678 "SampleAfterValue": "200003", 679 "Speculative": "1", 680 "UMask": "0x1" 681 }, 682 { 683 "BriefDescription": "Cache lines that are evicted by L2 cache when triggered by an L2 cache fill.", 684 "CollectPEBSRecord": "2", 685 "Counter": "0,1,2,3", 686 "EventCode": "0xF2", 687 "EventName": "L2_LINES_OUT.NON_SILENT", 688 "PEBScounters": "0,1,2,3", 689 "PublicDescription": "Counts the number of lines that are evicted by the L2 cache due to L2 cache fills. Evicted lines are delivered to the L3, which may or may not cache them, according to system load and priorities.", 690 "SampleAfterValue": "200003", 691 "Speculative": "1", 692 "UMask": "0x2" 693 }, 694 { 695 "BriefDescription": "Cycles the queue waiting for offcore responses is full.", 696 "CollectPEBSRecord": "2", 697 "Counter": "0,1,2,3", 698 "EventCode": "0xf4", 699 "EventName": "SQ_MISC.SQ_FULL", 700 "PEBScounters": "0,1,2,3", 701 "PublicDescription": "Counts the cycles for which the thread is active and the queue waiting for responses from the uncore cannot take any more entries.", 702 "SampleAfterValue": "100003", 703 "Speculative": "1", 704 "UMask": "0x4" 705 } 706]