1[ 2 { 3 "BriefDescription": "ASSISTS.PAGE_FAULT", 4 "Counter": "0,1,2,3,4,5,6,7", 5 "EventCode": "0xc1", 6 "EventName": "ASSISTS.PAGE_FAULT", 7 "SampleAfterValue": "1000003", 8 "UMask": "0x8" 9 }, 10 { 11 "BriefDescription": "Counts the cycles where the AMX (Advance Matrix Extension) unit is busy performing an operation.", 12 "Counter": "0,1,2,3,4,5,6,7", 13 "EventCode": "0xb7", 14 "EventName": "EXE.AMX_BUSY", 15 "SampleAfterValue": "2000003", 16 "UMask": "0x2" 17 }, 18 { 19 "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.", 20 "Counter": "0,1,2,3", 21 "EventCode": "0x2A,0x2B", 22 "EventName": "OCR.DEMAND_CODE_RD.ANY_RESPONSE", 23 "MSRIndex": "0x1a6,0x1a7", 24 "MSRValue": "0x10004", 25 "SampleAfterValue": "100003", 26 "UMask": "0x1" 27 }, 28 { 29 "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.", 30 "Counter": "0,1,2,3", 31 "EventCode": "0x2A,0x2B", 32 "EventName": "OCR.DEMAND_CODE_RD.DRAM", 33 "MSRIndex": "0x1a6,0x1a7", 34 "MSRValue": "0x73C000004", 35 "SampleAfterValue": "100003", 36 "UMask": "0x1" 37 }, 38 { 39 "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode. In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.", 40 "Counter": "0,1,2,3", 41 "EventCode": "0x2A,0x2B", 42 "EventName": "OCR.DEMAND_CODE_RD.LOCAL_DRAM", 43 "MSRIndex": "0x1a6,0x1a7", 44 "MSRValue": "0x104000004", 45 "SampleAfterValue": "100003", 46 "UMask": "0x1" 47 }, 48 { 49 "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.", 50 "Counter": "0,1,2,3", 51 "EventCode": "0x2A,0x2B", 52 "EventName": "OCR.DEMAND_CODE_RD.SNC_DRAM", 53 "MSRIndex": "0x1a6,0x1a7", 54 "MSRValue": "0x708000004", 55 "SampleAfterValue": "100003", 56 "UMask": "0x1" 57 }, 58 { 59 "BriefDescription": "Counts demand data reads that have any type of response.", 60 "Counter": "0,1,2,3", 61 "EventCode": "0x2A,0x2B", 62 "EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE", 63 "MSRIndex": "0x1a6,0x1a7", 64 "MSRValue": "0x10001", 65 "SampleAfterValue": "100003", 66 "UMask": "0x1" 67 }, 68 { 69 "BriefDescription": "Counts demand data reads that were supplied by DRAM.", 70 "Counter": "0,1,2,3", 71 "EventCode": "0x2A,0x2B", 72 "EventName": "OCR.DEMAND_DATA_RD.DRAM", 73 "MSRIndex": "0x1a6,0x1a7", 74 "MSRValue": "0x73C000001", 75 "SampleAfterValue": "100003", 76 "UMask": "0x1" 77 }, 78 { 79 "BriefDescription": "Counts demand data reads that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode. In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.", 80 "Counter": "0,1,2,3", 81 "EventCode": "0x2A,0x2B", 82 "EventName": "OCR.DEMAND_DATA_RD.LOCAL_DRAM", 83 "MSRIndex": "0x1a6,0x1a7", 84 "MSRValue": "0x104000001", 85 "SampleAfterValue": "100003", 86 "UMask": "0x1" 87 }, 88 { 89 "BriefDescription": "Counts demand data reads that were supplied by DRAM attached to another socket.", 90 "Counter": "0,1,2,3", 91 "EventCode": "0x2A,0x2B", 92 "EventName": "OCR.DEMAND_DATA_RD.REMOTE_DRAM", 93 "MSRIndex": "0x1a6,0x1a7", 94 "MSRValue": "0x730000001", 95 "SampleAfterValue": "100003", 96 "UMask": "0x1" 97 }, 98 { 99 "BriefDescription": "Counts demand data reads that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.", 100 "Counter": "0,1,2,3", 101 "EventCode": "0x2A,0x2B", 102 "EventName": "OCR.DEMAND_DATA_RD.SNC_DRAM", 103 "MSRIndex": "0x1a6,0x1a7", 104 "MSRValue": "0x708000001", 105 "SampleAfterValue": "100003", 106 "UMask": "0x1" 107 }, 108 { 109 "BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.", 110 "Counter": "0,1,2,3", 111 "EventCode": "0x2A,0x2B", 112 "EventName": "OCR.DEMAND_RFO.ANY_RESPONSE", 113 "MSRIndex": "0x1a6,0x1a7", 114 "MSRValue": "0x3F3FFC0002", 115 "SampleAfterValue": "100003", 116 "UMask": "0x1" 117 }, 118 { 119 "BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.", 120 "Counter": "0,1,2,3", 121 "EventCode": "0x2A,0x2B", 122 "EventName": "OCR.DEMAND_RFO.DRAM", 123 "MSRIndex": "0x1a6,0x1a7", 124 "MSRValue": "0x73C000002", 125 "SampleAfterValue": "100003", 126 "UMask": "0x1" 127 }, 128 { 129 "BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode. In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.", 130 "Counter": "0,1,2,3", 131 "EventCode": "0x2A,0x2B", 132 "EventName": "OCR.DEMAND_RFO.LOCAL_DRAM", 133 "MSRIndex": "0x1a6,0x1a7", 134 "MSRValue": "0x104000002", 135 "SampleAfterValue": "100003", 136 "UMask": "0x1" 137 }, 138 { 139 "BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.", 140 "Counter": "0,1,2,3", 141 "EventCode": "0x2A,0x2B", 142 "EventName": "OCR.DEMAND_RFO.SNC_DRAM", 143 "MSRIndex": "0x1a6,0x1a7", 144 "MSRValue": "0x708000002", 145 "SampleAfterValue": "100003", 146 "UMask": "0x1" 147 }, 148 { 149 "BriefDescription": "Counts data load hardware prefetch requests to the L1 data cache that have any type of response.", 150 "Counter": "0,1,2,3", 151 "EventCode": "0x2A,0x2B", 152 "EventName": "OCR.HWPF_L1D.ANY_RESPONSE", 153 "MSRIndex": "0x1a6,0x1a7", 154 "MSRValue": "0x10400", 155 "SampleAfterValue": "100003", 156 "UMask": "0x1" 157 }, 158 { 159 "BriefDescription": "Counts hardware prefetches (which bring data to L2) that have any type of response.", 160 "Counter": "0,1,2,3", 161 "EventCode": "0x2A,0x2B", 162 "EventName": "OCR.HWPF_L2.ANY_RESPONSE", 163 "MSRIndex": "0x1a6,0x1a7", 164 "MSRValue": "0x10070", 165 "SampleAfterValue": "100003", 166 "UMask": "0x1" 167 }, 168 { 169 "BriefDescription": "Counts hardware prefetches to the L3 only that have any type of response.", 170 "Counter": "0,1,2,3", 171 "EventCode": "0x2A,0x2B", 172 "EventName": "OCR.HWPF_L3.ANY_RESPONSE", 173 "MSRIndex": "0x1a6,0x1a7", 174 "MSRValue": "0x12380", 175 "SampleAfterValue": "100003", 176 "UMask": "0x1" 177 }, 178 { 179 "BriefDescription": "Counts hardware prefetches to the L3 only that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline was homed in a remote socket.", 180 "Counter": "0,1,2,3", 181 "EventCode": "0x2A,0x2B", 182 "EventName": "OCR.HWPF_L3.REMOTE", 183 "MSRIndex": "0x1a6,0x1a7", 184 "MSRValue": "0x90002380", 185 "SampleAfterValue": "100003", 186 "UMask": "0x1" 187 }, 188 { 189 "BriefDescription": "Counts writebacks of modified cachelines and streaming stores that have any type of response.", 190 "Counter": "0,1,2,3", 191 "EventCode": "0x2A,0x2B", 192 "EventName": "OCR.MODIFIED_WRITE.ANY_RESPONSE", 193 "MSRIndex": "0x1a6,0x1a7", 194 "MSRValue": "0x10808", 195 "SampleAfterValue": "100003", 196 "UMask": "0x1" 197 }, 198 { 199 "BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that have any type of response.", 200 "Counter": "0,1,2,3", 201 "EventCode": "0x2A,0x2B", 202 "EventName": "OCR.READS_TO_CORE.ANY_RESPONSE", 203 "MSRIndex": "0x1a6,0x1a7", 204 "MSRValue": "0x3F3FFC4477", 205 "SampleAfterValue": "100003", 206 "UMask": "0x1" 207 }, 208 { 209 "BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM.", 210 "Counter": "0,1,2,3", 211 "EventCode": "0x2A,0x2B", 212 "EventName": "OCR.READS_TO_CORE.DRAM", 213 "MSRIndex": "0x1a6,0x1a7", 214 "MSRValue": "0x73C004477", 215 "SampleAfterValue": "100003", 216 "UMask": "0x1" 217 }, 218 { 219 "BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode. In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.", 220 "Counter": "0,1,2,3", 221 "EventCode": "0x2A,0x2B", 222 "EventName": "OCR.READS_TO_CORE.LOCAL_DRAM", 223 "MSRIndex": "0x1a6,0x1a7", 224 "MSRValue": "0x104004477", 225 "SampleAfterValue": "100003", 226 "UMask": "0x1" 227 }, 228 { 229 "BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM attached to this socket, whether or not in Sub NUMA Cluster(SNC) Mode. In SNC Mode counts DRAM accesses that are controlled by the close or distant SNC Cluster.", 230 "Counter": "0,1,2,3", 231 "EventCode": "0x2A,0x2B", 232 "EventName": "OCR.READS_TO_CORE.LOCAL_SOCKET_DRAM", 233 "MSRIndex": "0x1a6,0x1a7", 234 "MSRValue": "0x70C004477", 235 "SampleAfterValue": "100003", 236 "UMask": "0x1" 237 }, 238 { 239 "BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the local socket's L1, L2, or L3 caches and were supplied by a remote socket.", 240 "Counter": "0,1,2,3", 241 "EventCode": "0x2A,0x2B", 242 "EventName": "OCR.READS_TO_CORE.REMOTE", 243 "MSRIndex": "0x1a6,0x1a7", 244 "MSRValue": "0x3F33004477", 245 "SampleAfterValue": "100003", 246 "UMask": "0x1" 247 }, 248 { 249 "BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM attached to another socket.", 250 "Counter": "0,1,2,3", 251 "EventCode": "0x2A,0x2B", 252 "EventName": "OCR.READS_TO_CORE.REMOTE_DRAM", 253 "MSRIndex": "0x1a6,0x1a7", 254 "MSRValue": "0x730004477", 255 "SampleAfterValue": "100003", 256 "UMask": "0x1" 257 }, 258 { 259 "BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM or PMM attached to another socket.", 260 "Counter": "0,1,2,3", 261 "EventCode": "0x2A,0x2B", 262 "EventName": "OCR.READS_TO_CORE.REMOTE_MEMORY", 263 "MSRIndex": "0x1a6,0x1a7", 264 "MSRValue": "0x733004477", 265 "SampleAfterValue": "100003", 266 "UMask": "0x1" 267 }, 268 { 269 "BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.", 270 "Counter": "0,1,2,3", 271 "EventCode": "0x2A,0x2B", 272 "EventName": "OCR.READS_TO_CORE.SNC_DRAM", 273 "MSRIndex": "0x1a6,0x1a7", 274 "MSRValue": "0x708004477", 275 "SampleAfterValue": "100003", 276 "UMask": "0x1" 277 }, 278 { 279 "BriefDescription": "Counts streaming stores that have any type of response.", 280 "Counter": "0,1,2,3", 281 "EventCode": "0x2A,0x2B", 282 "EventName": "OCR.STREAMING_WR.ANY_RESPONSE", 283 "MSRIndex": "0x1a6,0x1a7", 284 "MSRValue": "0x10800", 285 "SampleAfterValue": "100003", 286 "UMask": "0x1" 287 }, 288 { 289 "BriefDescription": "Counts Demand RFOs, ItoM's, PREFECTHW's, Hardware RFO Prefetches to the L1/L2 and Streaming stores that likely resulted in a store to Memory (DRAM or PMM)", 290 "Counter": "0,1,2,3", 291 "EventCode": "0x2A,0x2B", 292 "EventName": "OCR.WRITE_ESTIMATE.MEMORY", 293 "MSRIndex": "0x1a6,0x1a7", 294 "MSRValue": "0xFBFF80822", 295 "SampleAfterValue": "100003", 296 "UMask": "0x1" 297 }, 298 { 299 "BriefDescription": "Cycles when Reservation Station (RS) is empty for the thread.", 300 "Counter": "0,1,2,3,4,5,6,7", 301 "EventCode": "0xa5", 302 "EventName": "RS.EMPTY", 303 "PublicDescription": "Counts cycles during which the reservation station (RS) is empty for this logical processor. This is usually caused when the front-end pipeline runs into starvation periods (e.g. branch mispredictions or i-cache misses)", 304 "SampleAfterValue": "1000003", 305 "UMask": "0x7" 306 }, 307 { 308 "BriefDescription": "Counts end of periods where the Reservation Station (RS) was empty.", 309 "Counter": "0,1,2,3,4,5,6,7", 310 "CounterMask": "1", 311 "EdgeDetect": "1", 312 "EventCode": "0xa5", 313 "EventName": "RS.EMPTY_COUNT", 314 "Invert": "1", 315 "PublicDescription": "Counts end of periods where the Reservation Station (RS) was empty. Could be useful to closely sample on front-end latency issues (see the FRONTEND_RETIRED event of designated precise events)", 316 "SampleAfterValue": "100003", 317 "UMask": "0x7" 318 }, 319 { 320 "BriefDescription": "Cycles when Reservation Station (RS) is empty due to a resource in the back-end", 321 "Counter": "0,1,2,3,4,5,6,7", 322 "EventCode": "0xa5", 323 "EventName": "RS.EMPTY_RESOURCE", 324 "SampleAfterValue": "1000003", 325 "UMask": "0x1" 326 }, 327 { 328 "BriefDescription": "This event is deprecated. Refer to new event RS.EMPTY_COUNT", 329 "Counter": "0,1,2,3,4,5,6,7", 330 "CounterMask": "1", 331 "Deprecated": "1", 332 "EdgeDetect": "1", 333 "EventCode": "0xa5", 334 "EventName": "RS_EMPTY.COUNT", 335 "Invert": "1", 336 "SampleAfterValue": "100003", 337 "UMask": "0x7" 338 }, 339 { 340 "BriefDescription": "This event is deprecated. Refer to new event RS.EMPTY", 341 "Counter": "0,1,2,3,4,5,6,7", 342 "Deprecated": "1", 343 "EventCode": "0xa5", 344 "EventName": "RS_EMPTY.CYCLES", 345 "SampleAfterValue": "1000003", 346 "UMask": "0x7" 347 }, 348 { 349 "BriefDescription": "Cycles the uncore cannot take further requests", 350 "Counter": "0,1,2,3", 351 "CounterMask": "1", 352 "EventCode": "0x2d", 353 "EventName": "XQ.FULL_CYCLES", 354 "PublicDescription": "number of cycles when the thread is active and the uncore cannot take any further requests (for example prefetches, loads or stores initiated by the Core that miss the L2 cache).", 355 "SampleAfterValue": "1000003", 356 "UMask": "0x1" 357 } 358] 359