1[ 2 { 3 "EventCode": "0x24", 4 "UMask": "0x21", 5 "BriefDescription": "Demand Data Read miss L2, no rejects", 6 "Counter": "0,1,2,3", 7 "EventName": "L2_RQSTS.DEMAND_DATA_RD_MISS", 8 "PublicDescription": "This event counts the number of demand Data Read requests that miss L2 cache. Only not rejected loads are counted.", 9 "SampleAfterValue": "200003", 10 "CounterHTOff": "0,1,2,3,4,5,6,7" 11 }, 12 { 13 "EventCode": "0x24", 14 "UMask": "0x22", 15 "BriefDescription": "RFO requests that miss L2 cache.", 16 "Counter": "0,1,2,3", 17 "EventName": "L2_RQSTS.RFO_MISS", 18 "SampleAfterValue": "200003", 19 "CounterHTOff": "0,1,2,3,4,5,6,7" 20 }, 21 { 22 "EventCode": "0x24", 23 "UMask": "0x24", 24 "BriefDescription": "L2 cache misses when fetching instructions.", 25 "Counter": "0,1,2,3", 26 "EventName": "L2_RQSTS.CODE_RD_MISS", 27 "SampleAfterValue": "200003", 28 "CounterHTOff": "0,1,2,3,4,5,6,7" 29 }, 30 { 31 "EventCode": "0x24", 32 "UMask": "0x27", 33 "BriefDescription": "Demand requests that miss L2 cache.", 34 "Counter": "0,1,2,3", 35 "EventName": "L2_RQSTS.ALL_DEMAND_MISS", 36 "SampleAfterValue": "200003", 37 "CounterHTOff": "0,1,2,3,4,5,6,7" 38 }, 39 { 40 "EventCode": "0x24", 41 "UMask": "0x30", 42 "BriefDescription": "L2 prefetch requests that miss L2 cache", 43 "Counter": "0,1,2,3", 44 "EventName": "L2_RQSTS.L2_PF_MISS", 45 "PublicDescription": "This event counts the number of requests from the L2 hardware prefetchers that miss L2 cache.", 46 "SampleAfterValue": "200003", 47 "CounterHTOff": "0,1,2,3,4,5,6,7" 48 }, 49 { 50 "EventCode": "0x24", 51 "UMask": "0x3f", 52 "BriefDescription": "All requests that miss L2 cache.", 53 "Counter": "0,1,2,3", 54 "EventName": "L2_RQSTS.MISS", 55 "SampleAfterValue": "200003", 56 "CounterHTOff": "0,1,2,3,4,5,6,7" 57 }, 58 { 59 "EventCode": "0x24", 60 "UMask": "0x41", 61 "BriefDescription": "Demand Data Read requests that hit L2 cache", 62 "Counter": "0,1,2,3", 63 "EventName": "L2_RQSTS.DEMAND_DATA_RD_HIT", 64 "PublicDescription": "This event counts the number of demand Data Read requests that hit L2 cache. Only not rejected loads are counted.", 65 "SampleAfterValue": "200003", 66 "CounterHTOff": "0,1,2,3,4,5,6,7" 67 }, 68 { 69 "EventCode": "0x24", 70 "UMask": "0x42", 71 "BriefDescription": "RFO requests that hit L2 cache.", 72 "Counter": "0,1,2,3", 73 "EventName": "L2_RQSTS.RFO_HIT", 74 "SampleAfterValue": "200003", 75 "CounterHTOff": "0,1,2,3,4,5,6,7" 76 }, 77 { 78 "EventCode": "0x24", 79 "UMask": "0x44", 80 "BriefDescription": "L2 cache hits when fetching instructions, code reads.", 81 "Counter": "0,1,2,3", 82 "EventName": "L2_RQSTS.CODE_RD_HIT", 83 "SampleAfterValue": "200003", 84 "CounterHTOff": "0,1,2,3,4,5,6,7" 85 }, 86 { 87 "EventCode": "0x24", 88 "UMask": "0x50", 89 "BriefDescription": "L2 prefetch requests that hit L2 cache", 90 "Counter": "0,1,2,3", 91 "EventName": "L2_RQSTS.L2_PF_HIT", 92 "PublicDescription": "This event counts the number of requests from the L2 hardware prefetchers that hit L2 cache. L3 prefetch new types.", 93 "SampleAfterValue": "200003", 94 "CounterHTOff": "0,1,2,3,4,5,6,7" 95 }, 96 { 97 "EventCode": "0x24", 98 "UMask": "0xe1", 99 "BriefDescription": "Demand Data Read requests", 100 "Counter": "0,1,2,3", 101 "EventName": "L2_RQSTS.ALL_DEMAND_DATA_RD", 102 "PublicDescription": "This event counts the number of demand Data Read requests (including requests from L1D hardware prefetchers). These loads may hit or miss L2 cache. Only non rejected loads are counted.", 103 "SampleAfterValue": "200003", 104 "CounterHTOff": "0,1,2,3,4,5,6,7" 105 }, 106 { 107 "EventCode": "0x24", 108 "UMask": "0xe2", 109 "BriefDescription": "RFO requests to L2 cache", 110 "Counter": "0,1,2,3", 111 "EventName": "L2_RQSTS.ALL_RFO", 112 "PublicDescription": "This event counts the total number of RFO (read for ownership) requests to L2 cache. L2 RFO requests include both L1D demand RFO misses as well as L1D RFO prefetches.", 113 "SampleAfterValue": "200003", 114 "CounterHTOff": "0,1,2,3,4,5,6,7" 115 }, 116 { 117 "EventCode": "0x24", 118 "UMask": "0xe4", 119 "BriefDescription": "L2 code requests", 120 "Counter": "0,1,2,3", 121 "EventName": "L2_RQSTS.ALL_CODE_RD", 122 "PublicDescription": "This event counts the total number of L2 code requests.", 123 "SampleAfterValue": "200003", 124 "CounterHTOff": "0,1,2,3,4,5,6,7" 125 }, 126 { 127 "EventCode": "0x24", 128 "UMask": "0xe7", 129 "BriefDescription": "Demand requests to L2 cache.", 130 "Counter": "0,1,2,3", 131 "EventName": "L2_RQSTS.ALL_DEMAND_REFERENCES", 132 "SampleAfterValue": "200003", 133 "CounterHTOff": "0,1,2,3,4,5,6,7" 134 }, 135 { 136 "EventCode": "0x24", 137 "UMask": "0xf8", 138 "BriefDescription": "Requests from L2 hardware prefetchers", 139 "Counter": "0,1,2,3", 140 "EventName": "L2_RQSTS.ALL_PF", 141 "PublicDescription": "This event counts the total number of requests from the L2 hardware prefetchers.", 142 "SampleAfterValue": "200003", 143 "CounterHTOff": "0,1,2,3,4,5,6,7" 144 }, 145 { 146 "EventCode": "0x24", 147 "UMask": "0xff", 148 "BriefDescription": "All L2 requests.", 149 "Counter": "0,1,2,3", 150 "EventName": "L2_RQSTS.REFERENCES", 151 "SampleAfterValue": "200003", 152 "CounterHTOff": "0,1,2,3,4,5,6,7" 153 }, 154 { 155 "EventCode": "0x27", 156 "UMask": "0x50", 157 "BriefDescription": "Not rejected writebacks that hit L2 cache", 158 "Counter": "0,1,2,3", 159 "EventName": "L2_DEMAND_RQSTS.WB_HIT", 160 "PublicDescription": "This event counts the number of WB requests that hit L2 cache.", 161 "SampleAfterValue": "200003", 162 "CounterHTOff": "0,1,2,3,4,5,6,7" 163 }, 164 { 165 "EventCode": "0x2E", 166 "UMask": "0x41", 167 "BriefDescription": "Core-originated cacheable demand requests missed L3", 168 "Counter": "0,1,2,3", 169 "EventName": "LONGEST_LAT_CACHE.MISS", 170 "PublicDescription": "This event counts core-originated cacheable demand requests that miss the last level cache (LLC). Demand requests include loads, RFOs, and hardware prefetches from L1D, and instruction fetches from IFU.", 171 "SampleAfterValue": "100003", 172 "CounterHTOff": "0,1,2,3,4,5,6,7" 173 }, 174 { 175 "EventCode": "0x2E", 176 "UMask": "0x4f", 177 "BriefDescription": "Core-originated cacheable demand requests that refer to L3", 178 "Counter": "0,1,2,3", 179 "EventName": "LONGEST_LAT_CACHE.REFERENCE", 180 "PublicDescription": "This event counts core-originated cacheable demand requests that refer to the last level cache (LLC). Demand requests include loads, RFOs, and hardware prefetches from L1D, and instruction fetches from IFU.", 181 "SampleAfterValue": "100003", 182 "CounterHTOff": "0,1,2,3,4,5,6,7" 183 }, 184 { 185 "EventCode": "0x48", 186 "UMask": "0x1", 187 "BriefDescription": "L1D miss oustandings duration in cycles", 188 "Counter": "2", 189 "EventName": "L1D_PEND_MISS.PENDING", 190 "PublicDescription": "This event counts duration of L1D miss outstanding, that is each cycle number of Fill Buffers (FB) outstanding required by Demand Reads. FB either is held by demand loads, or it is held by non-demand loads and gets hit at least once by demand. The valid outstanding interval is defined until the FB deallocation by one of the following ways: from FB allocation, if FB is allocated by demand; from the demand Hit FB, if it is allocated by hardware or software prefetch.\nNote: In the L1D, a Demand Read contains cacheable or noncacheable demand loads, including ones causing cache-line splits and reads due to page walks resulted from any request type.", 191 "SampleAfterValue": "2000003", 192 "CounterHTOff": "2" 193 }, 194 { 195 "EventCode": "0x48", 196 "UMask": "0x1", 197 "BriefDescription": "Cycles with L1D load Misses outstanding.", 198 "Counter": "2", 199 "EventName": "L1D_PEND_MISS.PENDING_CYCLES", 200 "CounterMask": "1", 201 "PublicDescription": "This event counts duration of L1D miss outstanding in cycles.", 202 "SampleAfterValue": "2000003", 203 "CounterHTOff": "2" 204 }, 205 { 206 "EventCode": "0x48", 207 "UMask": "0x1", 208 "BriefDescription": "Cycles with L1D load Misses outstanding from any thread on physical core.", 209 "Counter": "2", 210 "EventName": "L1D_PEND_MISS.PENDING_CYCLES_ANY", 211 "AnyThread": "1", 212 "CounterMask": "1", 213 "SampleAfterValue": "2000003", 214 "CounterHTOff": "2" 215 }, 216 { 217 "EventCode": "0x48", 218 "UMask": "0x2", 219 "BriefDescription": "Cycles a demand request was blocked due to Fill Buffers inavailability.", 220 "Counter": "0,1,2,3", 221 "EventName": "L1D_PEND_MISS.FB_FULL", 222 "CounterMask": "1", 223 "SampleAfterValue": "2000003", 224 "CounterHTOff": "0,1,2,3,4,5,6,7" 225 }, 226 { 227 "EventCode": "0x51", 228 "UMask": "0x1", 229 "BriefDescription": "L1D data line replacements", 230 "Counter": "0,1,2,3", 231 "EventName": "L1D.REPLACEMENT", 232 "PublicDescription": "This event counts L1D data line replacements including opportunistic replacements, and replacements that require stall-for-replace or block-for-replace.", 233 "SampleAfterValue": "2000003", 234 "CounterHTOff": "0,1,2,3,4,5,6,7" 235 }, 236 { 237 "EventCode": "0x60", 238 "UMask": "0x1", 239 "BriefDescription": "Offcore outstanding Demand Data Read transactions in uncore queue.", 240 "Counter": "0,1,2,3", 241 "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD", 242 "Errata": "BDM76", 243 "PublicDescription": "This event counts the number of offcore outstanding Demand Data Read transactions in the super queue (SQ) every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor. See the corresponding Umask under OFFCORE_REQUESTS.\nNote: A prefetch promoted to Demand is counted from the promotion point.", 244 "SampleAfterValue": "2000003", 245 "CounterHTOff": "0,1,2,3,4,5,6,7" 246 }, 247 { 248 "EventCode": "0x60", 249 "UMask": "0x1", 250 "BriefDescription": "Cycles when offcore outstanding Demand Data Read transactions are present in SuperQueue (SQ), queue to uncore", 251 "Counter": "0,1,2,3", 252 "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD", 253 "CounterMask": "1", 254 "Errata": "BDM76", 255 "PublicDescription": "This event counts cycles when offcore outstanding Demand Data Read transactions are present in the super queue (SQ). A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation).", 256 "SampleAfterValue": "2000003", 257 "CounterHTOff": "0,1,2,3,4,5,6,7" 258 }, 259 { 260 "EventCode": "0x60", 261 "UMask": "0x1", 262 "BriefDescription": "Cycles with at least 6 offcore outstanding Demand Data Read transactions in uncore queue.", 263 "Counter": "0,1,2,3", 264 "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD_GE_6", 265 "CounterMask": "6", 266 "Errata": "BDM76", 267 "SampleAfterValue": "2000003", 268 "CounterHTOff": "0,1,2,3,4,5,6,7" 269 }, 270 { 271 "EventCode": "0x60", 272 "UMask": "0x2", 273 "BriefDescription": "Offcore outstanding code reads transactions in SuperQueue (SQ), queue to uncore, every cycle", 274 "Counter": "0,1,2,3", 275 "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_CODE_RD", 276 "Errata": "BDM76", 277 "PublicDescription": "This event counts the number of offcore outstanding Code Reads transactions in the super queue every cycle. The Offcore outstanding state of the transaction lasts from the L2 miss until the sending transaction completion to requestor (SQ deallocation). See the corresponding Umask under OFFCORE_REQUESTS.", 278 "SampleAfterValue": "2000003", 279 "CounterHTOff": "0,1,2,3,4,5,6,7" 280 }, 281 { 282 "EventCode": "0x60", 283 "UMask": "0x4", 284 "BriefDescription": "Offcore outstanding RFO store transactions in SuperQueue (SQ), queue to uncore", 285 "Counter": "0,1,2,3", 286 "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO", 287 "Errata": "BDM76", 288 "PublicDescription": "This event counts the number of offcore outstanding RFO (store) transactions in the super queue (SQ) every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS.", 289 "SampleAfterValue": "2000003", 290 "CounterHTOff": "0,1,2,3,4,5,6,7" 291 }, 292 { 293 "EventCode": "0x60", 294 "UMask": "0x4", 295 "BriefDescription": "Offcore outstanding demand rfo reads transactions in SuperQueue (SQ), queue to uncore, every cycle", 296 "Counter": "0,1,2,3", 297 "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO", 298 "CounterMask": "1", 299 "Errata": "BDM76", 300 "PublicDescription": "This event counts the number of offcore outstanding demand rfo Reads transactions in the super queue every cycle. The Offcore outstanding state of the transaction lasts from the L2 miss until the sending transaction completion to requestor (SQ deallocation). See the corresponding Umask under OFFCORE_REQUESTS.", 301 "SampleAfterValue": "2000003", 302 "CounterHTOff": "0,1,2,3,4,5,6,7" 303 }, 304 { 305 "EventCode": "0x60", 306 "UMask": "0x8", 307 "BriefDescription": "Offcore outstanding cacheable Core Data Read transactions in SuperQueue (SQ), queue to uncore", 308 "Counter": "0,1,2,3", 309 "EventName": "OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD", 310 "Errata": "BDM76", 311 "PublicDescription": "This event counts the number of offcore outstanding cacheable Core Data Read transactions in the super queue every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS.", 312 "SampleAfterValue": "2000003", 313 "CounterHTOff": "0,1,2,3,4,5,6,7" 314 }, 315 { 316 "EventCode": "0x60", 317 "UMask": "0x8", 318 "BriefDescription": "Cycles when offcore outstanding cacheable Core Data Read transactions are present in SuperQueue (SQ), queue to uncore", 319 "Counter": "0,1,2,3", 320 "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD", 321 "CounterMask": "1", 322 "Errata": "BDM76", 323 "PublicDescription": "This event counts cycles when offcore outstanding cacheable Core Data Read transactions are present in the super queue. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS.", 324 "SampleAfterValue": "2000003", 325 "CounterHTOff": "0,1,2,3,4,5,6,7" 326 }, 327 { 328 "EventCode": "0x63", 329 "UMask": "0x2", 330 "BriefDescription": "Cycles when L1D is locked", 331 "Counter": "0,1,2,3", 332 "EventName": "LOCK_CYCLES.CACHE_LOCK_DURATION", 333 "PublicDescription": "This event counts the number of cycles when the L1D is locked. It is a superset of the 0x1 mask (BUS_LOCK_CLOCKS.BUS_LOCK_DURATION).", 334 "SampleAfterValue": "2000003", 335 "CounterHTOff": "0,1,2,3,4,5,6,7" 336 }, 337 { 338 "EventCode": "0xB0", 339 "UMask": "0x1", 340 "BriefDescription": "Demand Data Read requests sent to uncore", 341 "Counter": "0,1,2,3", 342 "EventName": "OFFCORE_REQUESTS.DEMAND_DATA_RD", 343 "PublicDescription": "This event counts the Demand Data Read requests sent to uncore. Use it in conjunction with OFFCORE_REQUESTS_OUTSTANDING to determine average latency in the uncore.", 344 "SampleAfterValue": "100003", 345 "CounterHTOff": "0,1,2,3,4,5,6,7" 346 }, 347 { 348 "EventCode": "0xB0", 349 "UMask": "0x2", 350 "BriefDescription": "Cacheable and noncachaeble code read requests", 351 "Counter": "0,1,2,3", 352 "EventName": "OFFCORE_REQUESTS.DEMAND_CODE_RD", 353 "PublicDescription": "This event counts both cacheable and noncachaeble code read requests.", 354 "SampleAfterValue": "100003", 355 "CounterHTOff": "0,1,2,3,4,5,6,7" 356 }, 357 { 358 "EventCode": "0xB0", 359 "UMask": "0x4", 360 "BriefDescription": "Demand RFO requests including regular RFOs, locks, ItoM", 361 "Counter": "0,1,2,3", 362 "EventName": "OFFCORE_REQUESTS.DEMAND_RFO", 363 "PublicDescription": "This event counts the demand RFO (read for ownership) requests including regular RFOs, locks, ItoM.", 364 "SampleAfterValue": "100003", 365 "CounterHTOff": "0,1,2,3,4,5,6,7" 366 }, 367 { 368 "EventCode": "0xB0", 369 "UMask": "0x8", 370 "BriefDescription": "Demand and prefetch data reads", 371 "Counter": "0,1,2,3", 372 "EventName": "OFFCORE_REQUESTS.ALL_DATA_RD", 373 "PublicDescription": "This event counts the demand and prefetch data reads. All Core Data Reads include cacheable Demands and L2 prefetchers (not L3 prefetchers). Counting also covers reads due to page walks resulted from any request type.", 374 "SampleAfterValue": "100003", 375 "CounterHTOff": "0,1,2,3,4,5,6,7" 376 }, 377 { 378 "EventCode": "0xb2", 379 "UMask": "0x1", 380 "BriefDescription": "Offcore requests buffer cannot take more entries for this thread core.", 381 "Counter": "0,1,2,3", 382 "EventName": "OFFCORE_REQUESTS_BUFFER.SQ_FULL", 383 "PublicDescription": "This event counts the number of cases when the offcore requests buffer cannot take more entries for the core. This can happen when the superqueue does not contain eligible entries, or when L1D writeback pending FIFO requests is full.\nNote: Writeback pending FIFO has six entries.", 384 "SampleAfterValue": "2000003", 385 "CounterHTOff": "0,1,2,3,4,5,6,7" 386 }, 387 { 388 "EventCode": "0xB7, 0xBB", 389 "UMask": "0x1", 390 "BriefDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", 391 "Counter": "0,1,2,3", 392 "EventName": "OFFCORE_RESPONSE", 393 "SampleAfterValue": "100003", 394 "CounterHTOff": "0,1,2,3" 395 }, 396 { 397 "EventCode": "0xD0", 398 "UMask": "0x11", 399 "BriefDescription": "Retired load uops that miss the STLB. (Precise Event - PEBS)", 400 "Data_LA": "1", 401 "PEBS": "1", 402 "Counter": "0,1,2,3", 403 "EventName": "MEM_UOPS_RETIRED.STLB_MISS_LOADS", 404 "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts load uops with true STLB miss retired to the architected path. True STLB miss is an uop triggering page walk that gets completed without blocks, and later gets retired. This page walk can end up with or without a fault.", 405 "SampleAfterValue": "100003", 406 "CounterHTOff": "0,1,2,3" 407 }, 408 { 409 "EventCode": "0xD0", 410 "UMask": "0x12", 411 "BriefDescription": "Retired store uops that miss the STLB. (Precise Event - PEBS)", 412 "Data_LA": "1", 413 "PEBS": "1", 414 "Counter": "0,1,2,3", 415 "EventName": "MEM_UOPS_RETIRED.STLB_MISS_STORES", 416 "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts store uops true STLB miss retired to the architected path. True STLB miss is an uop triggering page walk that gets completed without blocks, and later gets retired. This page walk can end up with or without a fault.", 417 "SampleAfterValue": "100003", 418 "L1_Hit_Indication": "1", 419 "CounterHTOff": "0,1,2,3" 420 }, 421 { 422 "EventCode": "0xD0", 423 "UMask": "0x21", 424 "BriefDescription": "Retired load uops with locked access. (Precise Event - PEBS)", 425 "Data_LA": "1", 426 "PEBS": "1", 427 "Counter": "0,1,2,3", 428 "EventName": "MEM_UOPS_RETIRED.LOCK_LOADS", 429 "Errata": "BDM35", 430 "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts load uops with locked access retired to the architected path.", 431 "SampleAfterValue": "100007", 432 "CounterHTOff": "0,1,2,3" 433 }, 434 { 435 "EventCode": "0xD0", 436 "UMask": "0x41", 437 "BriefDescription": "Retired load uops that split across a cacheline boundary.(Precise Event - PEBS)", 438 "Data_LA": "1", 439 "PEBS": "1", 440 "Counter": "0,1,2,3", 441 "EventName": "MEM_UOPS_RETIRED.SPLIT_LOADS", 442 "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts line-splitted load uops retired to the architected path. A line split is across 64B cache-line which includes a page split (4K).", 443 "SampleAfterValue": "100003", 444 "CounterHTOff": "0,1,2,3" 445 }, 446 { 447 "EventCode": "0xD0", 448 "UMask": "0x42", 449 "BriefDescription": "Retired store uops that split across a cacheline boundary. (Precise Event - PEBS)", 450 "Data_LA": "1", 451 "PEBS": "1", 452 "Counter": "0,1,2,3", 453 "EventName": "MEM_UOPS_RETIRED.SPLIT_STORES", 454 "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts line-splitted store uops retired to the architected path. A line split is across 64B cache-line which includes a page split (4K).", 455 "SampleAfterValue": "100003", 456 "L1_Hit_Indication": "1", 457 "CounterHTOff": "0,1,2,3" 458 }, 459 { 460 "EventCode": "0xD0", 461 "UMask": "0x81", 462 "BriefDescription": "All retired load uops. (Precise Event - PEBS)", 463 "Data_LA": "1", 464 "PEBS": "1", 465 "Counter": "0,1,2,3", 466 "EventName": "MEM_UOPS_RETIRED.ALL_LOADS", 467 "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts load uops retired to the architected path with a filter on bits 0 and 1 applied.\nNote: This event ?ounts AVX-256bit load/store double-pump memory uops as a single uop at retirement. This event also counts SW prefetches.", 468 "SampleAfterValue": "2000003", 469 "CounterHTOff": "0,1,2,3" 470 }, 471 { 472 "EventCode": "0xD0", 473 "UMask": "0x82", 474 "BriefDescription": "Retired store uops that split across a cacheline boundary. (Precise Event - PEBS)", 475 "Data_LA": "1", 476 "PEBS": "1", 477 "Counter": "0,1,2,3", 478 "EventName": "MEM_UOPS_RETIRED.ALL_STORES", 479 "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts store uops retired to the architected path with a filter on bits 0 and 1 applied.\nNote: This event ?ounts AVX-256bit load/store double-pump memory uops as a single uop at retirement.", 480 "SampleAfterValue": "2000003", 481 "L1_Hit_Indication": "1", 482 "CounterHTOff": "0,1,2,3" 483 }, 484 { 485 "EventCode": "0xD1", 486 "UMask": "0x1", 487 "BriefDescription": "Retired load uops with L1 cache hits as data sources. (Precise Event - PEBS)", 488 "Data_LA": "1", 489 "PEBS": "1", 490 "Counter": "0,1,2,3", 491 "EventName": "MEM_LOAD_UOPS_RETIRED.L1_HIT", 492 "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data source were hits in the nearest-level (L1) cache.\nNote: Only two data-sources of L1/FB are applicable for AVX-256bit even though the corresponding AVX load could be serviced by a deeper level in the memory hierarchy. Data source is reported for the Low-half load. This event also counts SW prefetches independent of the actual data source.", 493 "SampleAfterValue": "2000003", 494 "CounterHTOff": "0,1,2,3" 495 }, 496 { 497 "EventCode": "0xD1", 498 "UMask": "0x2", 499 "BriefDescription": "Retired load uops with L2 cache hits as data sources. (Precise Event - PEBS)", 500 "Data_LA": "1", 501 "PEBS": "1", 502 "Counter": "0,1,2,3", 503 "EventName": "MEM_LOAD_UOPS_RETIRED.L2_HIT", 504 "Errata": "BDM35", 505 "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were hits in the mid-level (L2) cache.", 506 "SampleAfterValue": "100003", 507 "CounterHTOff": "0,1,2,3" 508 }, 509 { 510 "EventCode": "0xD1", 511 "UMask": "0x4", 512 "BriefDescription": "Hit in last-level (L3) cache. Excludes Unknown data-source. (Precise Event - PEBS)", 513 "Data_LA": "1", 514 "PEBS": "1", 515 "Counter": "0,1,2,3", 516 "EventName": "MEM_LOAD_UOPS_RETIRED.L3_HIT", 517 "Errata": "BDM100", 518 "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were data hits in the last-level (L3) cache without snoops required.", 519 "SampleAfterValue": "50021", 520 "CounterHTOff": "0,1,2,3" 521 }, 522 { 523 "EventCode": "0xD1", 524 "UMask": "0x8", 525 "BriefDescription": "Retired load uops misses in L1 cache as data sources. Uses PEBS.", 526 "Data_LA": "1", 527 "PEBS": "1", 528 "Counter": "0,1,2,3", 529 "EventName": "MEM_LOAD_UOPS_RETIRED.L1_MISS", 530 "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were misses in the nearest-level (L1) cache. Counting excludes unknown and UC data source.", 531 "SampleAfterValue": "100003", 532 "CounterHTOff": "0,1,2,3" 533 }, 534 { 535 "EventCode": "0xD1", 536 "UMask": "0x10", 537 "BriefDescription": "Retired load uops with L2 cache misses as data sources. Uses PEBS.", 538 "Data_LA": "1", 539 "PEBS": "1", 540 "Counter": "0,1,2,3", 541 "EventName": "MEM_LOAD_UOPS_RETIRED.L2_MISS", 542 "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were misses in the mid-level (L2) cache. Counting excludes unknown and UC data source.", 543 "SampleAfterValue": "50021", 544 "CounterHTOff": "0,1,2,3" 545 }, 546 { 547 "EventCode": "0xD1", 548 "UMask": "0x20", 549 "BriefDescription": "Miss in last-level (L3) cache. Excludes Unknown data-source. (Precise Event - PEBS).", 550 "Data_LA": "1", 551 "PEBS": "1", 552 "Counter": "0,1,2,3", 553 "EventName": "MEM_LOAD_UOPS_RETIRED.L3_MISS", 554 "Errata": "BDM100, BDE70", 555 "SampleAfterValue": "100007", 556 "CounterHTOff": "0,1,2,3" 557 }, 558 { 559 "EventCode": "0xD1", 560 "UMask": "0x40", 561 "BriefDescription": "Retired load uops which data sources were load uops missed L1 but hit FB due to preceding miss to the same cache line with data not ready. (Precise Event - PEBS)", 562 "Data_LA": "1", 563 "PEBS": "1", 564 "Counter": "0,1,2,3", 565 "EventName": "MEM_LOAD_UOPS_RETIRED.HIT_LFB", 566 "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were load uops missed L1 but hit a fill buffer due to a preceding miss to the same cache line with the data not ready.\nNote: Only two data-sources of L1/FB are applicable for AVX-256bit even though the corresponding AVX load could be serviced by a deeper level in the memory hierarchy. Data source is reported for the Low-half load.", 567 "SampleAfterValue": "100003", 568 "CounterHTOff": "0,1,2,3" 569 }, 570 { 571 "EventCode": "0xD2", 572 "UMask": "0x1", 573 "BriefDescription": "Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache. (Precise Event - PEBS)", 574 "Data_LA": "1", 575 "PEBS": "1", 576 "Counter": "0,1,2,3", 577 "EventName": "MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS", 578 "Errata": "BDM100", 579 "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were L3 Hit and a cross-core snoop missed in the on-pkg core cache.", 580 "SampleAfterValue": "20011", 581 "CounterHTOff": "0,1,2,3" 582 }, 583 { 584 "EventCode": "0xD2", 585 "UMask": "0x2", 586 "BriefDescription": "Retired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cache. (Precise Event - PEBS)", 587 "Data_LA": "1", 588 "PEBS": "1", 589 "Counter": "0,1,2,3", 590 "EventName": "MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT", 591 "Errata": "BDM100", 592 "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were L3 hit and a cross-core snoop hit in the on-pkg core cache.", 593 "SampleAfterValue": "20011", 594 "CounterHTOff": "0,1,2,3" 595 }, 596 { 597 "EventCode": "0xD2", 598 "UMask": "0x4", 599 "BriefDescription": "Retired load uops which data sources were HitM responses from shared L3. (Precise Event - PEBS)", 600 "Data_LA": "1", 601 "PEBS": "1", 602 "Counter": "0,1,2,3", 603 "EventName": "MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM", 604 "Errata": "BDM100", 605 "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were HitM responses from a core on same socket (shared L3).", 606 "SampleAfterValue": "20011", 607 "CounterHTOff": "0,1,2,3" 608 }, 609 { 610 "EventCode": "0xD2", 611 "UMask": "0x8", 612 "BriefDescription": "Retired load uops which data sources were hits in L3 without snoops required. (Precise Event - PEBS)", 613 "Data_LA": "1", 614 "PEBS": "1", 615 "Counter": "0,1,2,3", 616 "EventName": "MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_NONE", 617 "Errata": "BDM100", 618 "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts retired load uops which data sources were hits in the last-level (L3) cache without snoops required.", 619 "SampleAfterValue": "100003", 620 "CounterHTOff": "0,1,2,3" 621 }, 622 { 623 "EventCode": "0xD3", 624 "UMask": "0x1", 625 "Data_LA": "1", 626 "PEBS": "1", 627 "Counter": "0,1,2,3", 628 "EventName": "MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM", 629 "Errata": "BDE70, BDM100", 630 "PublicDescription": "This event counts retired load uops where the data came from local DRAM. This does not include hardware prefetches. This is a precise event.", 631 "SampleAfterValue": "100007", 632 "CounterHTOff": "0,1,2,3" 633 }, 634 { 635 "EventCode": "0xD3", 636 "UMask": "0x4", 637 "BriefDescription": "Retired load uop whose Data Source was: remote DRAM either Snoop not needed or Snoop Miss (RspI) (Precise Event)", 638 "Data_LA": "1", 639 "PEBS": "1", 640 "Counter": "0,1,2,3", 641 "EventName": "MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_DRAM", 642 "Errata": "BDE70", 643 "SampleAfterValue": "100007", 644 "CounterHTOff": "0,1,2,3" 645 }, 646 { 647 "EventCode": "0xD3", 648 "UMask": "0x10", 649 "BriefDescription": "Retired load uop whose Data Source was: Remote cache HITM (Precise Event)", 650 "Data_LA": "1", 651 "PEBS": "1", 652 "Counter": "0,1,2,3", 653 "EventName": "MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_HITM", 654 "Errata": "BDE70", 655 "SampleAfterValue": "100007", 656 "CounterHTOff": "0,1,2,3" 657 }, 658 { 659 "EventCode": "0xD3", 660 "UMask": "0x20", 661 "BriefDescription": "Retired load uop whose Data Source was: forwarded from remote cache (Precise Event)", 662 "Data_LA": "1", 663 "PEBS": "1", 664 "Counter": "0,1,2,3", 665 "EventName": "MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_FWD", 666 "Errata": "BDE70", 667 "SampleAfterValue": "100007", 668 "CounterHTOff": "0,1,2,3" 669 }, 670 { 671 "EventCode": "0xF0", 672 "UMask": "0x1", 673 "BriefDescription": "Demand Data Read requests that access L2 cache", 674 "Counter": "0,1,2,3", 675 "EventName": "L2_TRANS.DEMAND_DATA_RD", 676 "PublicDescription": "This event counts Demand Data Read requests that access L2 cache, including rejects.", 677 "SampleAfterValue": "200003", 678 "CounterHTOff": "0,1,2,3,4,5,6,7" 679 }, 680 { 681 "EventCode": "0xF0", 682 "UMask": "0x2", 683 "BriefDescription": "RFO requests that access L2 cache", 684 "Counter": "0,1,2,3", 685 "EventName": "L2_TRANS.RFO", 686 "PublicDescription": "This event counts Read for Ownership (RFO) requests that access L2 cache.", 687 "SampleAfterValue": "200003", 688 "CounterHTOff": "0,1,2,3,4,5,6,7" 689 }, 690 { 691 "EventCode": "0xF0", 692 "UMask": "0x4", 693 "BriefDescription": "L2 cache accesses when fetching instructions", 694 "Counter": "0,1,2,3", 695 "EventName": "L2_TRANS.CODE_RD", 696 "PublicDescription": "This event counts the number of L2 cache accesses when fetching instructions.", 697 "SampleAfterValue": "200003", 698 "CounterHTOff": "0,1,2,3,4,5,6,7" 699 }, 700 { 701 "EventCode": "0xF0", 702 "UMask": "0x8", 703 "BriefDescription": "L2 or L3 HW prefetches that access L2 cache", 704 "Counter": "0,1,2,3", 705 "EventName": "L2_TRANS.ALL_PF", 706 "PublicDescription": "This event counts L2 or L3 HW prefetches that access L2 cache including rejects.", 707 "SampleAfterValue": "200003", 708 "CounterHTOff": "0,1,2,3,4,5,6,7" 709 }, 710 { 711 "EventCode": "0xF0", 712 "UMask": "0x10", 713 "BriefDescription": "L1D writebacks that access L2 cache", 714 "Counter": "0,1,2,3", 715 "EventName": "L2_TRANS.L1D_WB", 716 "PublicDescription": "This event counts L1D writebacks that access L2 cache.", 717 "SampleAfterValue": "200003", 718 "CounterHTOff": "0,1,2,3,4,5,6,7" 719 }, 720 { 721 "EventCode": "0xF0", 722 "UMask": "0x20", 723 "BriefDescription": "L2 fill requests that access L2 cache", 724 "Counter": "0,1,2,3", 725 "EventName": "L2_TRANS.L2_FILL", 726 "PublicDescription": "This event counts L2 fill requests that access L2 cache.", 727 "SampleAfterValue": "200003", 728 "CounterHTOff": "0,1,2,3,4,5,6,7" 729 }, 730 { 731 "EventCode": "0xF0", 732 "UMask": "0x40", 733 "BriefDescription": "L2 writebacks that access L2 cache", 734 "Counter": "0,1,2,3", 735 "EventName": "L2_TRANS.L2_WB", 736 "PublicDescription": "This event counts L2 writebacks that access L2 cache.", 737 "SampleAfterValue": "200003", 738 "CounterHTOff": "0,1,2,3,4,5,6,7" 739 }, 740 { 741 "EventCode": "0xF0", 742 "UMask": "0x80", 743 "BriefDescription": "Transactions accessing L2 pipe", 744 "Counter": "0,1,2,3", 745 "EventName": "L2_TRANS.ALL_REQUESTS", 746 "PublicDescription": "This event counts transactions that access the L2 pipe including snoops, pagewalks, and so on.", 747 "SampleAfterValue": "200003", 748 "CounterHTOff": "0,1,2,3,4,5,6,7" 749 }, 750 { 751 "EventCode": "0xF1", 752 "UMask": "0x1", 753 "BriefDescription": "L2 cache lines in I state filling L2", 754 "Counter": "0,1,2,3", 755 "EventName": "L2_LINES_IN.I", 756 "PublicDescription": "This event counts the number of L2 cache lines in the Invalidate state filling the L2. Counting does not cover rejects.", 757 "SampleAfterValue": "100003", 758 "CounterHTOff": "0,1,2,3,4,5,6,7" 759 }, 760 { 761 "EventCode": "0xF1", 762 "UMask": "0x2", 763 "BriefDescription": "L2 cache lines in S state filling L2", 764 "Counter": "0,1,2,3", 765 "EventName": "L2_LINES_IN.S", 766 "PublicDescription": "This event counts the number of L2 cache lines in the Shared state filling the L2. Counting does not cover rejects.", 767 "SampleAfterValue": "100003", 768 "CounterHTOff": "0,1,2,3,4,5,6,7" 769 }, 770 { 771 "EventCode": "0xF1", 772 "UMask": "0x4", 773 "BriefDescription": "L2 cache lines in E state filling L2", 774 "Counter": "0,1,2,3", 775 "EventName": "L2_LINES_IN.E", 776 "PublicDescription": "This event counts the number of L2 cache lines in the Exclusive state filling the L2. Counting does not cover rejects.", 777 "SampleAfterValue": "100003", 778 "CounterHTOff": "0,1,2,3,4,5,6,7" 779 }, 780 { 781 "EventCode": "0xF1", 782 "UMask": "0x7", 783 "BriefDescription": "L2 cache lines filling L2", 784 "Counter": "0,1,2,3", 785 "EventName": "L2_LINES_IN.ALL", 786 "PublicDescription": "This event counts the number of L2 cache lines filling the L2. Counting does not cover rejects.", 787 "SampleAfterValue": "100003", 788 "CounterHTOff": "0,1,2,3,4,5,6,7" 789 }, 790 { 791 "EventCode": "0xF2", 792 "UMask": "0x5", 793 "BriefDescription": "Clean L2 cache lines evicted by demand.", 794 "Counter": "0,1,2,3", 795 "EventName": "L2_LINES_OUT.DEMAND_CLEAN", 796 "SampleAfterValue": "100003", 797 "CounterHTOff": "0,1,2,3,4,5,6,7" 798 }, 799 { 800 "EventCode": "0xf4", 801 "UMask": "0x10", 802 "BriefDescription": "Split locks in SQ", 803 "Counter": "0,1,2,3", 804 "EventName": "SQ_MISC.SPLIT_LOCK", 805 "PublicDescription": "This event counts the number of split locks in the super queue.", 806 "SampleAfterValue": "100003", 807 "CounterHTOff": "0,1,2,3,4,5,6,7" 808 } 809]