1[ 2 { 3 "BriefDescription": "This event is deprecated. [This event is alias to MISC_RETIRED.LBR_INSERTS]", 4 "Counter": "0,1,2,3,4,5", 5 "Deprecated": "1", 6 "EventCode": "0xe4", 7 "EventName": "LBR_INSERTS.ANY", 8 "PEBS": "1", 9 "SampleAfterValue": "1000003", 10 "UMask": "0x1" 11 }, 12 { 13 "BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that have any type of response.", 14 "Counter": "0,1,2,3,4,5", 15 "EventCode": "0xB7", 16 "EventName": "OCR.COREWB_M.ANY_RESPONSE", 17 "MSRIndex": "0x1a6,0x1a7", 18 "MSRValue": "0x10008", 19 "SampleAfterValue": "100003", 20 "UMask": "0x1" 21 }, 22 { 23 "BriefDescription": "Counts demand data reads that have any type of response.", 24 "Counter": "0,1,2,3,4,5", 25 "EventCode": "0xB7", 26 "EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE", 27 "MSRIndex": "0x1a6,0x1a7", 28 "MSRValue": "0x10001", 29 "SampleAfterValue": "100003", 30 "UMask": "0x1" 31 }, 32 { 33 "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.", 34 "Counter": "0,1,2,3,4,5", 35 "EventCode": "0xB7", 36 "EventName": "OCR.DEMAND_RFO.ANY_RESPONSE", 37 "MSRIndex": "0x1a6,0x1a7", 38 "MSRValue": "0x10002", 39 "SampleAfterValue": "100003", 40 "UMask": "0x1" 41 }, 42 { 43 "BriefDescription": "Counts streaming stores that have any type of response.", 44 "Counter": "0,1,2,3,4,5", 45 "EventCode": "0xB7", 46 "EventName": "OCR.STREAMING_WR.ANY_RESPONSE", 47 "MSRIndex": "0x1a6,0x1a7", 48 "MSRValue": "0x10800", 49 "SampleAfterValue": "100003", 50 "UMask": "0x1" 51 }, 52 { 53 "BriefDescription": "Counts the number of issue slots in a UMWAIT or TPAUSE instruction where no uop issues due to the instruction putting the CPU into the C0.1 activity state. For Tremont, UMWAIT and TPAUSE will only put the CPU into C0.1 activity state (not C0.2 activity state)", 54 "Counter": "0,1,2,3,4,5", 55 "EventCode": "0x75", 56 "EventName": "SERIALIZATION.C01_MS_SCB", 57 "SampleAfterValue": "200003", 58 "UMask": "0x4" 59 } 60] 61