1// SPDX-License-Identifier: GPL-2.0 2/* 3 * Device Tree Source for the R-Car V3H (R8A77980) SoC 4 * 5 * Copyright (C) 2018 Renesas Electronics Corp. 6 * Copyright (C) 2018 Cogent Embedded, Inc. 7 */ 8 9#include <dt-bindings/clock/r8a77980-cpg-mssr.h> 10#include <dt-bindings/interrupt-controller/irq.h> 11#include <dt-bindings/interrupt-controller/arm-gic.h> 12#include <dt-bindings/power/r8a77980-sysc.h> 13 14/ { 15 compatible = "renesas,r8a77980"; 16 #address-cells = <2>; 17 #size-cells = <2>; 18 19 aliases { 20 i2c0 = &i2c0; 21 i2c1 = &i2c1; 22 i2c2 = &i2c2; 23 i2c3 = &i2c3; 24 i2c4 = &i2c4; 25 i2c5 = &i2c5; 26 }; 27 28 /* External CAN clock - to be overridden by boards that provide it */ 29 can_clk: can { 30 compatible = "fixed-clock"; 31 #clock-cells = <0>; 32 clock-frequency = <0>; 33 }; 34 35 cpus { 36 #address-cells = <1>; 37 #size-cells = <0>; 38 39 a53_0: cpu@0 { 40 device_type = "cpu"; 41 compatible = "arm,cortex-a53", "arm,armv8"; 42 reg = <0>; 43 clocks = <&cpg CPG_CORE R8A77980_CLK_Z2>; 44 power-domains = <&sysc R8A77980_PD_CA53_CPU0>; 45 next-level-cache = <&L2_CA53>; 46 enable-method = "psci"; 47 }; 48 49 a53_1: cpu@1 { 50 device_type = "cpu"; 51 compatible = "arm,cortex-a53", "arm,armv8"; 52 reg = <1>; 53 clocks = <&cpg CPG_CORE R8A77980_CLK_Z2>; 54 power-domains = <&sysc R8A77980_PD_CA53_CPU1>; 55 next-level-cache = <&L2_CA53>; 56 enable-method = "psci"; 57 }; 58 59 a53_2: cpu@2 { 60 device_type = "cpu"; 61 compatible = "arm,cortex-a53", "arm,armv8"; 62 reg = <2>; 63 clocks = <&cpg CPG_CORE R8A77980_CLK_Z2>; 64 power-domains = <&sysc R8A77980_PD_CA53_CPU2>; 65 next-level-cache = <&L2_CA53>; 66 enable-method = "psci"; 67 }; 68 69 a53_3: cpu@3 { 70 device_type = "cpu"; 71 compatible = "arm,cortex-a53", "arm,armv8"; 72 reg = <3>; 73 clocks = <&cpg CPG_CORE R8A77980_CLK_Z2>; 74 power-domains = <&sysc R8A77980_PD_CA53_CPU3>; 75 next-level-cache = <&L2_CA53>; 76 enable-method = "psci"; 77 }; 78 79 L2_CA53: cache-controller { 80 compatible = "cache"; 81 power-domains = <&sysc R8A77980_PD_CA53_SCU>; 82 cache-unified; 83 cache-level = <2>; 84 }; 85 }; 86 87 extal_clk: extal { 88 compatible = "fixed-clock"; 89 #clock-cells = <0>; 90 /* This value must be overridden by the board */ 91 clock-frequency = <0>; 92 }; 93 94 extalr_clk: extalr { 95 compatible = "fixed-clock"; 96 #clock-cells = <0>; 97 /* This value must be overridden by the board */ 98 clock-frequency = <0>; 99 }; 100 101 pmu_a53 { 102 compatible = "arm,cortex-a53-pmu"; 103 interrupts-extended = <&gic GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>, 104 <&gic GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>, 105 <&gic GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>, 106 <&gic GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>; 107 interrupt-affinity = <&a53_0>, <&a53_1>, <&a53_2>, <&a53_3>; 108 }; 109 110 psci { 111 compatible = "arm,psci-1.0", "arm,psci-0.2"; 112 method = "smc"; 113 }; 114 115 /* External SCIF clock - to be overridden by boards that provide it */ 116 scif_clk: scif { 117 compatible = "fixed-clock"; 118 #clock-cells = <0>; 119 clock-frequency = <0>; 120 }; 121 122 soc { 123 compatible = "simple-bus"; 124 interrupt-parent = <&gic>; 125 126 #address-cells = <2>; 127 #size-cells = <2>; 128 ranges; 129 130 rwdt: watchdog@e6020000 { 131 compatible = "renesas,r8a77980-wdt", 132 "renesas,rcar-gen3-wdt"; 133 reg = <0 0xe6020000 0 0x0c>; 134 clocks = <&cpg CPG_MOD 402>; 135 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 136 resets = <&cpg 402>; 137 status = "disabled"; 138 }; 139 140 gpio0: gpio@e6050000 { 141 compatible = "renesas,gpio-r8a77980", 142 "renesas,rcar-gen3-gpio"; 143 reg = <0 0xe6050000 0 0x50>; 144 interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>; 145 #gpio-cells = <2>; 146 gpio-controller; 147 gpio-ranges = <&pfc 0 0 22>; 148 #interrupt-cells = <2>; 149 interrupt-controller; 150 clocks = <&cpg CPG_MOD 912>; 151 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 152 resets = <&cpg 912>; 153 }; 154 155 gpio1: gpio@e6051000 { 156 compatible = "renesas,gpio-r8a77980", 157 "renesas,rcar-gen3-gpio"; 158 reg = <0 0xe6051000 0 0x50>; 159 interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>; 160 #gpio-cells = <2>; 161 gpio-controller; 162 gpio-ranges = <&pfc 0 32 28>; 163 #interrupt-cells = <2>; 164 interrupt-controller; 165 clocks = <&cpg CPG_MOD 911>; 166 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 167 resets = <&cpg 911>; 168 }; 169 170 gpio2: gpio@e6052000 { 171 compatible = "renesas,gpio-r8a77980", 172 "renesas,rcar-gen3-gpio"; 173 reg = <0 0xe6052000 0 0x50>; 174 interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; 175 #gpio-cells = <2>; 176 gpio-controller; 177 gpio-ranges = <&pfc 0 64 30>; 178 #interrupt-cells = <2>; 179 interrupt-controller; 180 clocks = <&cpg CPG_MOD 910>; 181 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 182 resets = <&cpg 910>; 183 }; 184 185 gpio3: gpio@e6053000 { 186 compatible = "renesas,gpio-r8a77980", 187 "renesas,rcar-gen3-gpio"; 188 reg = <0 0xe6053000 0 0x50>; 189 interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>; 190 #gpio-cells = <2>; 191 gpio-controller; 192 gpio-ranges = <&pfc 0 96 17>; 193 #interrupt-cells = <2>; 194 interrupt-controller; 195 clocks = <&cpg CPG_MOD 909>; 196 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 197 resets = <&cpg 909>; 198 }; 199 200 gpio4: gpio@e6054000 { 201 compatible = "renesas,gpio-r8a77980", 202 "renesas,rcar-gen3-gpio"; 203 reg = <0 0xe6054000 0 0x50>; 204 interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>; 205 #gpio-cells = <2>; 206 gpio-controller; 207 gpio-ranges = <&pfc 0 128 25>; 208 #interrupt-cells = <2>; 209 interrupt-controller; 210 clocks = <&cpg CPG_MOD 908>; 211 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 212 resets = <&cpg 908>; 213 }; 214 215 gpio5: gpio@e6055000 { 216 compatible = "renesas,gpio-r8a77980", 217 "renesas,rcar-gen3-gpio"; 218 reg = <0 0xe6055000 0 0x50>; 219 interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>; 220 #gpio-cells = <2>; 221 gpio-controller; 222 gpio-ranges = <&pfc 0 160 15>; 223 #interrupt-cells = <2>; 224 interrupt-controller; 225 clocks = <&cpg CPG_MOD 907>; 226 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 227 resets = <&cpg 907>; 228 }; 229 230 pfc: pin-controller@e6060000 { 231 compatible = "renesas,pfc-r8a77980"; 232 reg = <0 0xe6060000 0 0x50c>; 233 }; 234 235 cpg: clock-controller@e6150000 { 236 compatible = "renesas,r8a77980-cpg-mssr"; 237 reg = <0 0xe6150000 0 0x1000>; 238 clocks = <&extal_clk>, <&extalr_clk>; 239 clock-names = "extal", "extalr"; 240 #clock-cells = <2>; 241 #power-domain-cells = <0>; 242 #reset-cells = <1>; 243 }; 244 245 rst: reset-controller@e6160000 { 246 compatible = "renesas,r8a77980-rst"; 247 reg = <0 0xe6160000 0 0x200>; 248 }; 249 250 sysc: system-controller@e6180000 { 251 compatible = "renesas,r8a77980-sysc"; 252 reg = <0 0xe6180000 0 0x440>; 253 #power-domain-cells = <1>; 254 }; 255 256 intc_ex: interrupt-controller@e61c0000 { 257 compatible = "renesas,intc-ex-r8a77980", "renesas,irqc"; 258 #interrupt-cells = <2>; 259 interrupt-controller; 260 reg = <0 0xe61c0000 0 0x200>; 261 interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH 262 GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH 263 GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH 264 GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH 265 GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH 266 GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>; 267 clocks = <&cpg CPG_MOD 407>; 268 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 269 resets = <&cpg 407>; 270 }; 271 272 i2c0: i2c@e6500000 { 273 compatible = "renesas,i2c-r8a77980", 274 "renesas,rcar-gen3-i2c"; 275 reg = <0 0xe6500000 0 0x40>; 276 interrupts = <GIC_SPI 287 IRQ_TYPE_LEVEL_HIGH>; 277 clocks = <&cpg CPG_MOD 931>; 278 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 279 resets = <&cpg 931>; 280 dmas = <&dmac1 0x91>, <&dmac1 0x90>, 281 <&dmac2 0x91>, <&dmac2 0x90>; 282 dma-names = "tx", "rx", "tx", "rx"; 283 i2c-scl-internal-delay-ns = <6>; 284 #address-cells = <1>; 285 #size-cells = <0>; 286 status = "disabled"; 287 }; 288 289 i2c1: i2c@e6508000 { 290 compatible = "renesas,i2c-r8a77980", 291 "renesas,rcar-gen3-i2c"; 292 reg = <0 0xe6508000 0 0x40>; 293 interrupts = <GIC_SPI 288 IRQ_TYPE_LEVEL_HIGH>; 294 clocks = <&cpg CPG_MOD 930>; 295 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 296 resets = <&cpg 930>; 297 dmas = <&dmac1 0x93>, <&dmac1 0x92>, 298 <&dmac2 0x93>, <&dmac2 0x92>; 299 dma-names = "tx", "rx", "tx", "rx"; 300 i2c-scl-internal-delay-ns = <6>; 301 #address-cells = <1>; 302 #size-cells = <0>; 303 status = "disabled"; 304 }; 305 306 i2c2: i2c@e6510000 { 307 compatible = "renesas,i2c-r8a77980", 308 "renesas,rcar-gen3-i2c"; 309 reg = <0 0xe6510000 0 0x40>; 310 interrupts = <GIC_SPI 286 IRQ_TYPE_LEVEL_HIGH>; 311 clocks = <&cpg CPG_MOD 929>; 312 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 313 resets = <&cpg 929>; 314 dmas = <&dmac1 0x95>, <&dmac1 0x94>, 315 <&dmac2 0x95>, <&dmac2 0x94>; 316 dma-names = "tx", "rx", "tx", "rx"; 317 i2c-scl-internal-delay-ns = <6>; 318 #address-cells = <1>; 319 #size-cells = <0>; 320 status = "disabled"; 321 }; 322 323 i2c3: i2c@e66d0000 { 324 compatible = "renesas,i2c-r8a77980", 325 "renesas,rcar-gen3-i2c"; 326 reg = <0 0xe66d0000 0 0x40>; 327 interrupts = <GIC_SPI 290 IRQ_TYPE_LEVEL_HIGH>; 328 clocks = <&cpg CPG_MOD 928>; 329 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 330 resets = <&cpg 928>; 331 i2c-scl-internal-delay-ns = <6>; 332 #address-cells = <1>; 333 #size-cells = <0>; 334 status = "disabled"; 335 }; 336 337 i2c4: i2c@e66d8000 { 338 compatible = "renesas,i2c-r8a77980", 339 "renesas,rcar-gen3-i2c"; 340 reg = <0 0xe66d8000 0 0x40>; 341 interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>; 342 clocks = <&cpg CPG_MOD 927>; 343 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 344 resets = <&cpg 927>; 345 i2c-scl-internal-delay-ns = <6>; 346 #address-cells = <1>; 347 #size-cells = <0>; 348 status = "disabled"; 349 }; 350 351 i2c5: i2c@e66e0000 { 352 compatible = "renesas,i2c-r8a77980", 353 "renesas,rcar-gen3-i2c"; 354 reg = <0 0xe66e0000 0 0x40>; 355 interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>; 356 clocks = <&cpg CPG_MOD 919>; 357 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 358 resets = <&cpg 919>; 359 dmas = <&dmac1 0x9b>, <&dmac1 0x9a>, 360 <&dmac2 0x9b>, <&dmac2 0x9a>; 361 dma-names = "tx", "rx", "tx", "rx"; 362 i2c-scl-internal-delay-ns = <6>; 363 #address-cells = <1>; 364 #size-cells = <0>; 365 status = "disabled"; 366 }; 367 368 hscif0: serial@e6540000 { 369 compatible = "renesas,hscif-r8a77980", 370 "renesas,rcar-gen3-hscif", 371 "renesas,hscif"; 372 reg = <0 0xe6540000 0 0x60>; 373 interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>; 374 clocks = <&cpg CPG_MOD 520>, 375 <&cpg CPG_CORE R8A77980_CLK_S3D1>, 376 <&scif_clk>; 377 clock-names = "fck", "brg_int", "scif_clk"; 378 dmas = <&dmac1 0x31>, <&dmac1 0x30>, 379 <&dmac2 0x31>, <&dmac2 0x30>; 380 dma-names = "tx", "rx", "tx", "rx"; 381 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 382 resets = <&cpg 520>; 383 status = "disabled"; 384 }; 385 386 hscif1: serial@e6550000 { 387 compatible = "renesas,hscif-r8a77980", 388 "renesas,rcar-gen3-hscif", 389 "renesas,hscif"; 390 reg = <0 0xe6550000 0 0x60>; 391 interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>; 392 clocks = <&cpg CPG_MOD 519>, 393 <&cpg CPG_CORE R8A77980_CLK_S3D1>, 394 <&scif_clk>; 395 clock-names = "fck", "brg_int", "scif_clk"; 396 dmas = <&dmac1 0x33>, <&dmac1 0x32>, 397 <&dmac2 0x33>, <&dmac2 0x32>; 398 dma-names = "tx", "rx", "tx", "rx"; 399 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 400 resets = <&cpg 519>; 401 status = "disabled"; 402 }; 403 404 hscif2: serial@e6560000 { 405 compatible = "renesas,hscif-r8a77980", 406 "renesas,rcar-gen3-hscif", 407 "renesas,hscif"; 408 reg = <0 0xe6560000 0 0x60>; 409 interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>; 410 clocks = <&cpg CPG_MOD 518>, 411 <&cpg CPG_CORE R8A77980_CLK_S3D1>, 412 <&scif_clk>; 413 clock-names = "fck", "brg_int", "scif_clk"; 414 dmas = <&dmac1 0x35>, <&dmac1 0x34>, 415 <&dmac2 0x35>, <&dmac2 0x34>; 416 dma-names = "tx", "rx", "tx", "rx"; 417 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 418 resets = <&cpg 518>; 419 status = "disabled"; 420 }; 421 422 hscif3: serial@e66a0000 { 423 compatible = "renesas,hscif-r8a77980", 424 "renesas,rcar-gen3-hscif", 425 "renesas,hscif"; 426 reg = <0 0xe66a0000 0 0x60>; 427 interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>; 428 clocks = <&cpg CPG_MOD 517>, 429 <&cpg CPG_CORE R8A77980_CLK_S3D1>, 430 <&scif_clk>; 431 clock-names = "fck", "brg_int", "scif_clk"; 432 dmas = <&dmac1 0x37>, <&dmac1 0x36>, 433 <&dmac2 0x37>, <&dmac2 0x36>; 434 dma-names = "tx", "rx", "tx", "rx"; 435 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 436 resets = <&cpg 517>; 437 status = "disabled"; 438 }; 439 440 canfd: can@e66c0000 { 441 compatible = "renesas,r8a77980-canfd", 442 "renesas,rcar-gen3-canfd"; 443 reg = <0 0xe66c0000 0 0x8000>; 444 interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>, 445 <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>; 446 clocks = <&cpg CPG_MOD 914>, 447 <&cpg CPG_CORE R8A77980_CLK_CANFD>, 448 <&can_clk>; 449 clock-names = "fck", "canfd", "can_clk"; 450 assigned-clocks = <&cpg CPG_CORE R8A77980_CLK_CANFD>; 451 assigned-clock-rates = <40000000>; 452 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 453 resets = <&cpg 914>; 454 status = "disabled"; 455 456 channel0 { 457 status = "disabled"; 458 }; 459 460 channel1 { 461 status = "disabled"; 462 }; 463 }; 464 465 avb: ethernet@e6800000 { 466 compatible = "renesas,etheravb-r8a77980", 467 "renesas,etheravb-rcar-gen3"; 468 reg = <0 0xe6800000 0 0x800>; 469 interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>, 470 <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>, 471 <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>, 472 <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>, 473 <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>, 474 <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>, 475 <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>, 476 <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>, 477 <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>, 478 <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>, 479 <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>, 480 <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>, 481 <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>, 482 <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>, 483 <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>, 484 <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>, 485 <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>, 486 <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>, 487 <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>, 488 <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>, 489 <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>, 490 <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>, 491 <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>, 492 <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>, 493 <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>; 494 interrupt-names = "ch0", "ch1", "ch2", "ch3", 495 "ch4", "ch5", "ch6", "ch7", 496 "ch8", "ch9", "ch10", "ch11", 497 "ch12", "ch13", "ch14", "ch15", 498 "ch16", "ch17", "ch18", "ch19", 499 "ch20", "ch21", "ch22", "ch23", 500 "ch24"; 501 clocks = <&cpg CPG_MOD 812>; 502 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 503 resets = <&cpg 812>; 504 phy-mode = "rgmii"; 505 #address-cells = <1>; 506 #size-cells = <0>; 507 status = "disabled"; 508 }; 509 510 scif0: serial@e6e60000 { 511 compatible = "renesas,scif-r8a77980", 512 "renesas,rcar-gen3-scif", 513 "renesas,scif"; 514 reg = <0 0xe6e60000 0 0x40>; 515 interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>; 516 clocks = <&cpg CPG_MOD 207>, 517 <&cpg CPG_CORE R8A77980_CLK_S3D1>, 518 <&scif_clk>; 519 clock-names = "fck", "brg_int", "scif_clk"; 520 dmas = <&dmac1 0x51>, <&dmac1 0x50>, 521 <&dmac2 0x51>, <&dmac2 0x50>; 522 dma-names = "tx", "rx", "tx", "rx"; 523 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 524 resets = <&cpg 207>; 525 status = "disabled"; 526 }; 527 528 scif1: serial@e6e68000 { 529 compatible = "renesas,scif-r8a77980", 530 "renesas,rcar-gen3-scif", 531 "renesas,scif"; 532 reg = <0 0xe6e68000 0 0x40>; 533 interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>; 534 clocks = <&cpg CPG_MOD 206>, 535 <&cpg CPG_CORE R8A77980_CLK_S3D1>, 536 <&scif_clk>; 537 clock-names = "fck", "brg_int", "scif_clk"; 538 dmas = <&dmac1 0x53>, <&dmac1 0x52>, 539 <&dmac2 0x53>, <&dmac2 0x52>; 540 dma-names = "tx", "rx", "tx", "rx"; 541 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 542 resets = <&cpg 206>; 543 status = "disabled"; 544 }; 545 546 scif3: serial@e6c50000 { 547 compatible = "renesas,scif-r8a77980", 548 "renesas,rcar-gen3-scif", 549 "renesas,scif"; 550 reg = <0 0xe6c50000 0 0x40>; 551 interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>; 552 clocks = <&cpg CPG_MOD 204>, 553 <&cpg CPG_CORE R8A77980_CLK_S3D1>, 554 <&scif_clk>; 555 clock-names = "fck", "brg_int", "scif_clk"; 556 dmas = <&dmac1 0x57>, <&dmac1 0x56>, 557 <&dmac2 0x57>, <&dmac2 0x56>; 558 dma-names = "tx", "rx", "tx", "rx"; 559 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 560 resets = <&cpg 204>; 561 status = "disabled"; 562 }; 563 564 scif4: serial@e6c40000 { 565 compatible = "renesas,scif-r8a77980", 566 "renesas,rcar-gen3-scif", 567 "renesas,scif"; 568 reg = <0 0xe6c40000 0 0x40>; 569 interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>; 570 clocks = <&cpg CPG_MOD 203>, 571 <&cpg CPG_CORE R8A77980_CLK_S3D1>, 572 <&scif_clk>; 573 clock-names = "fck", "brg_int", "scif_clk"; 574 dmas = <&dmac1 0x59>, <&dmac1 0x58>, 575 <&dmac2 0x59>, <&dmac2 0x58>; 576 dma-names = "tx", "rx", "tx", "rx"; 577 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 578 resets = <&cpg 203>; 579 status = "disabled"; 580 }; 581 582 vin0: video@e6ef0000 { 583 compatible = "renesas,vin-r8a77980"; 584 reg = <0 0xe6ef0000 0 0x1000>; 585 interrupts = <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>; 586 clocks = <&cpg CPG_MOD 811>; 587 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 588 resets = <&cpg 811>; 589 status = "disabled"; 590 591 ports { 592 #address-cells = <1>; 593 #size-cells = <0>; 594 595 port@1 { 596 #address-cells = <1>; 597 #size-cells = <0>; 598 599 reg = <1>; 600 601 vin0csi40: endpoint@2 { 602 reg = <2>; 603 remote-endpoint= <&csi40vin0>; 604 }; 605 }; 606 }; 607 }; 608 609 vin1: video@e6ef1000 { 610 compatible = "renesas,vin-r8a77980"; 611 reg = <0 0xe6ef1000 0 0x1000>; 612 interrupts = <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>; 613 clocks = <&cpg CPG_MOD 810>; 614 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 615 status = "disabled"; 616 resets = <&cpg 810>; 617 618 ports { 619 #address-cells = <1>; 620 #size-cells = <0>; 621 622 port@1 { 623 #address-cells = <1>; 624 #size-cells = <0>; 625 626 reg = <1>; 627 628 vin1csi40: endpoint@2 { 629 reg = <2>; 630 remote-endpoint= <&csi40vin1>; 631 }; 632 }; 633 }; 634 }; 635 636 vin2: video@e6ef2000 { 637 compatible = "renesas,vin-r8a77980"; 638 reg = <0 0xe6ef2000 0 0x1000>; 639 interrupts = <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>; 640 clocks = <&cpg CPG_MOD 809>; 641 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 642 resets = <&cpg 809>; 643 status = "disabled"; 644 645 ports { 646 #address-cells = <1>; 647 #size-cells = <0>; 648 649 port@1 { 650 #address-cells = <1>; 651 #size-cells = <0>; 652 653 reg = <1>; 654 655 vin2csi40: endpoint@2 { 656 reg = <2>; 657 remote-endpoint= <&csi40vin2>; 658 }; 659 }; 660 }; 661 }; 662 663 vin3: video@e6ef3000 { 664 compatible = "renesas,vin-r8a77980"; 665 reg = <0 0xe6ef3000 0 0x1000>; 666 interrupts = <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>; 667 clocks = <&cpg CPG_MOD 808>; 668 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 669 resets = <&cpg 808>; 670 status = "disabled"; 671 672 ports { 673 #address-cells = <1>; 674 #size-cells = <0>; 675 676 port@1 { 677 #address-cells = <1>; 678 #size-cells = <0>; 679 680 reg = <1>; 681 682 vin3csi40: endpoint@2 { 683 reg = <2>; 684 remote-endpoint= <&csi40vin3>; 685 }; 686 }; 687 }; 688 }; 689 690 vin4: video@e6ef4000 { 691 compatible = "renesas,vin-r8a77980"; 692 reg = <0 0xe6ef4000 0 0x1000>; 693 interrupts = <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>; 694 clocks = <&cpg CPG_MOD 807>; 695 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 696 resets = <&cpg 807>; 697 status = "disabled"; 698 699 ports { 700 #address-cells = <1>; 701 #size-cells = <0>; 702 703 port@1 { 704 #address-cells = <1>; 705 #size-cells = <0>; 706 707 reg = <1>; 708 709 vin4csi41: endpoint@2 { 710 reg = <2>; 711 remote-endpoint= <&csi41vin4>; 712 }; 713 }; 714 }; 715 }; 716 717 vin5: video@e6ef5000 { 718 compatible = "renesas,vin-r8a77980"; 719 reg = <0 0xe6ef5000 0 0x1000>; 720 interrupts = <GIC_SPI 175 IRQ_TYPE_LEVEL_HIGH>; 721 clocks = <&cpg CPG_MOD 806>; 722 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 723 resets = <&cpg 806>; 724 status = "disabled"; 725 726 ports { 727 #address-cells = <1>; 728 #size-cells = <0>; 729 730 port@1 { 731 #address-cells = <1>; 732 #size-cells = <0>; 733 734 reg = <1>; 735 736 vin5csi41: endpoint@2 { 737 reg = <2>; 738 remote-endpoint= <&csi41vin5>; 739 }; 740 }; 741 }; 742 }; 743 744 vin6: video@e6ef6000 { 745 compatible = "renesas,vin-r8a77980"; 746 reg = <0 0xe6ef6000 0 0x1000>; 747 interrupts = <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>; 748 clocks = <&cpg CPG_MOD 805>; 749 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 750 resets = <&cpg 805>; 751 status = "disabled"; 752 753 ports { 754 #address-cells = <1>; 755 #size-cells = <0>; 756 757 port@1 { 758 #address-cells = <1>; 759 #size-cells = <0>; 760 761 reg = <1>; 762 763 vin6csi41: endpoint@2 { 764 reg = <2>; 765 remote-endpoint= <&csi41vin6>; 766 }; 767 }; 768 }; 769 }; 770 771 vin7: video@e6ef7000 { 772 compatible = "renesas,vin-r8a77980"; 773 reg = <0 0xe6ef7000 0 0x1000>; 774 interrupts = <GIC_SPI 171 IRQ_TYPE_LEVEL_HIGH>; 775 clocks = <&cpg CPG_MOD 804>; 776 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 777 resets = <&cpg 804>; 778 status = "disabled"; 779 780 ports { 781 #address-cells = <1>; 782 #size-cells = <0>; 783 784 port@1 { 785 #address-cells = <1>; 786 #size-cells = <0>; 787 788 reg = <1>; 789 790 vin7csi41: endpoint@2 { 791 reg = <2>; 792 remote-endpoint= <&csi41vin7>; 793 }; 794 }; 795 }; 796 }; 797 798 vin8: video@e6ef8000 { 799 compatible = "renesas,vin-r8a77980"; 800 reg = <0 0xe6ef8000 0 0x1000>; 801 interrupts = <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>; 802 clocks = <&cpg CPG_MOD 628>; 803 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 804 resets = <&cpg 628>; 805 status = "disabled"; 806 }; 807 808 vin9: video@e6ef9000 { 809 compatible = "renesas,vin-r8a77980"; 810 reg = <0 0xe6ef9000 0 0x1000>; 811 interrupts = <GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH>; 812 clocks = <&cpg CPG_MOD 627>; 813 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 814 resets = <&cpg 627>; 815 status = "disabled"; 816 }; 817 818 vin10: video@e6efa000 { 819 compatible = "renesas,vin-r8a77980"; 820 reg = <0 0xe6efa000 0 0x1000>; 821 interrupts = <GIC_SPI 289 IRQ_TYPE_LEVEL_HIGH>; 822 clocks = <&cpg CPG_MOD 625>; 823 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 824 resets = <&cpg 625>; 825 status = "disabled"; 826 }; 827 828 vin11: video@e6efb000 { 829 compatible = "renesas,vin-r8a77980"; 830 reg = <0 0xe6efb000 0 0x1000>; 831 interrupts = <GIC_SPI 296 IRQ_TYPE_LEVEL_HIGH>; 832 clocks = <&cpg CPG_MOD 618>; 833 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 834 resets = <&cpg 618>; 835 status = "disabled"; 836 }; 837 838 vin12: video@e6efc000 { 839 compatible = "renesas,vin-r8a77980"; 840 reg = <0 0xe6efc000 0 0x1000>; 841 interrupts = <GIC_SPI 298 IRQ_TYPE_LEVEL_HIGH>; 842 clocks = <&cpg CPG_MOD 612>; 843 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 844 resets = <&cpg 612>; 845 status = "disabled"; 846 }; 847 848 vin13: video@e6efd000 { 849 compatible = "renesas,vin-r8a77980"; 850 reg = <0 0xe6efd000 0 0x1000>; 851 interrupts = <GIC_SPI 299 IRQ_TYPE_LEVEL_HIGH>; 852 clocks = <&cpg CPG_MOD 608>; 853 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 854 resets = <&cpg 608>; 855 status = "disabled"; 856 }; 857 858 vin14: video@e6efe000 { 859 compatible = "renesas,vin-r8a77980"; 860 reg = <0 0xe6efe000 0 0x1000>; 861 interrupts = <GIC_SPI 301 IRQ_TYPE_LEVEL_HIGH>; 862 clocks = <&cpg CPG_MOD 605>; 863 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 864 resets = <&cpg 605>; 865 status = "disabled"; 866 }; 867 868 vin15: video@e6eff000 { 869 compatible = "renesas,vin-r8a77980"; 870 reg = <0 0xe6eff000 0 0x1000>; 871 interrupts = <GIC_SPI 302 IRQ_TYPE_LEVEL_HIGH>; 872 clocks = <&cpg CPG_MOD 604>; 873 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 874 resets = <&cpg 604>; 875 status = "disabled"; 876 }; 877 878 dmac1: dma-controller@e7300000 { 879 compatible = "renesas,dmac-r8a77980", 880 "renesas,rcar-dmac"; 881 reg = <0 0xe7300000 0 0x10000>; 882 interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH 883 GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH 884 GIC_SPI 217 IRQ_TYPE_LEVEL_HIGH 885 GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH 886 GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH 887 GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH 888 GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH 889 GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH 890 GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH 891 GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH 892 GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH 893 GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH 894 GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH 895 GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH 896 GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH 897 GIC_SPI 359 IRQ_TYPE_LEVEL_HIGH 898 GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH>; 899 interrupt-names = "error", 900 "ch0", "ch1", "ch2", "ch3", 901 "ch4", "ch5", "ch6", "ch7", 902 "ch8", "ch9", "ch10", "ch11", 903 "ch12", "ch13", "ch14", "ch15"; 904 clocks = <&cpg CPG_MOD 218>; 905 clock-names = "fck"; 906 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 907 resets = <&cpg 218>; 908 #dma-cells = <1>; 909 dma-channels = <16>; 910 }; 911 912 dmac2: dma-controller@e7310000 { 913 compatible = "renesas,dmac-r8a77980", 914 "renesas,rcar-dmac"; 915 reg = <0 0xe7310000 0 0x10000>; 916 interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH 917 GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH 918 GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH 919 GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH 920 GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH 921 GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH 922 GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH 923 GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH 924 GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH 925 GIC_SPI 361 IRQ_TYPE_LEVEL_HIGH 926 GIC_SPI 362 IRQ_TYPE_LEVEL_HIGH 927 GIC_SPI 363 IRQ_TYPE_LEVEL_HIGH 928 GIC_SPI 364 IRQ_TYPE_LEVEL_HIGH 929 GIC_SPI 365 IRQ_TYPE_LEVEL_HIGH 930 GIC_SPI 366 IRQ_TYPE_LEVEL_HIGH 931 GIC_SPI 367 IRQ_TYPE_LEVEL_HIGH 932 GIC_SPI 368 IRQ_TYPE_LEVEL_HIGH>; 933 interrupt-names = "error", 934 "ch0", "ch1", "ch2", "ch3", 935 "ch4", "ch5", "ch6", "ch7", 936 "ch8", "ch9", "ch10", "ch11", 937 "ch12", "ch13", "ch14", "ch15"; 938 clocks = <&cpg CPG_MOD 217>; 939 clock-names = "fck"; 940 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 941 resets = <&cpg 217>; 942 #dma-cells = <1>; 943 dma-channels = <16>; 944 }; 945 946 gether: ethernet@e7400000 { 947 compatible = "renesas,gether-r8a77980"; 948 reg = <0 0xe7400000 0 0x1000>; 949 interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>; 950 clocks = <&cpg CPG_MOD 813>; 951 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 952 resets = <&cpg 813>; 953 #address-cells = <1>; 954 #size-cells = <0>; 955 status = "disabled"; 956 }; 957 958 ipmmu_ds1: mmu@e7740000 { 959 compatible = "renesas,ipmmu-r8a77980"; 960 reg = <0 0xe7740000 0 0x1000>; 961 renesas,ipmmu-main = <&ipmmu_mm 0>; 962 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 963 #iommu-cells = <1>; 964 }; 965 966 ipmmu_ir: mmu@ff8b0000 { 967 compatible = "renesas,ipmmu-r8a77980"; 968 reg = <0 0xff8b0000 0 0x1000>; 969 renesas,ipmmu-main = <&ipmmu_mm 3>; 970 power-domains = <&sysc R8A77980_PD_A3IR>; 971 #iommu-cells = <1>; 972 }; 973 974 ipmmu_mm: mmu@e67b0000 { 975 compatible = "renesas,ipmmu-r8a77980"; 976 reg = <0 0xe67b0000 0 0x1000>; 977 interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH>, 978 <GIC_SPI 197 IRQ_TYPE_LEVEL_HIGH>; 979 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 980 #iommu-cells = <1>; 981 }; 982 983 ipmmu_rt: mmu@ffc80000 { 984 compatible = "renesas,ipmmu-r8a77980"; 985 reg = <0 0xffc80000 0 0x1000>; 986 renesas,ipmmu-main = <&ipmmu_mm 10>; 987 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 988 #iommu-cells = <1>; 989 }; 990 991 ipmmu_vc0: mmu@fe6b0000 { 992 compatible = "renesas,ipmmu-r8a77980"; 993 reg = <0 0xfe6b0000 0 0x1000>; 994 renesas,ipmmu-main = <&ipmmu_mm 12>; 995 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 996 #iommu-cells = <1>; 997 }; 998 999 ipmmu_vi0: mmu@febd0000 { 1000 compatible = "renesas,ipmmu-r8a77980"; 1001 reg = <0 0xfebd0000 0 0x1000>; 1002 renesas,ipmmu-main = <&ipmmu_mm 14>; 1003 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 1004 #iommu-cells = <1>; 1005 }; 1006 1007 ipmmu_vip0: mmu@e7b00000 { 1008 compatible = "renesas,ipmmu-r8a77980"; 1009 reg = <0 0xe7b00000 0 0x1000>; 1010 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 1011 #iommu-cells = <1>; 1012 }; 1013 1014 ipmmu_vip1: mmu@e7960000 { 1015 compatible = "renesas,ipmmu-r8a77980"; 1016 reg = <0 0xe7960000 0 0x1000>; 1017 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 1018 #iommu-cells = <1>; 1019 }; 1020 1021 mmc0: mmc@ee140000 { 1022 compatible = "renesas,sdhi-r8a77980", 1023 "renesas,rcar-gen3-sdhi"; 1024 reg = <0 0xee140000 0 0x2000>; 1025 interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>; 1026 clocks = <&cpg CPG_MOD 314>; 1027 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 1028 resets = <&cpg 314>; 1029 max-frequency = <200000000>; 1030 status = "disabled"; 1031 }; 1032 1033 gic: interrupt-controller@f1010000 { 1034 compatible = "arm,gic-400"; 1035 #interrupt-cells = <3>; 1036 #address-cells = <0>; 1037 interrupt-controller; 1038 reg = <0x0 0xf1010000 0 0x1000>, 1039 <0x0 0xf1020000 0 0x20000>, 1040 <0x0 0xf1040000 0 0x20000>, 1041 <0x0 0xf1060000 0 0x20000>; 1042 interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | 1043 IRQ_TYPE_LEVEL_HIGH)>; 1044 clocks = <&cpg CPG_MOD 408>; 1045 clock-names = "clk"; 1046 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 1047 resets = <&cpg 408>; 1048 }; 1049 1050 vspd0: vsp@fea20000 { 1051 compatible = "renesas,vsp2"; 1052 reg = <0 0xfea20000 0 0x5000>; 1053 interrupts = <GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH>; 1054 clocks = <&cpg CPG_MOD 623>; 1055 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 1056 resets = <&cpg 623>; 1057 renesas,fcp = <&fcpvd0>; 1058 }; 1059 1060 fcpvd0: fcp@fea27000 { 1061 compatible = "renesas,fcpv"; 1062 reg = <0 0xfea27000 0 0x200>; 1063 clocks = <&cpg CPG_MOD 603>; 1064 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 1065 resets = <&cpg 603>; 1066 }; 1067 1068 csi40: csi2@feaa0000 { 1069 compatible = "renesas,r8a77980-csi2"; 1070 reg = <0 0xfeaa0000 0 0x10000>; 1071 interrupts = <GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>; 1072 clocks = <&cpg CPG_MOD 716>; 1073 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 1074 resets = <&cpg 716>; 1075 status = "disabled"; 1076 1077 ports { 1078 #address-cells = <1>; 1079 #size-cells = <0>; 1080 1081 port@1 { 1082 #address-cells = <1>; 1083 #size-cells = <0>; 1084 1085 reg = <1>; 1086 1087 csi40vin0: endpoint@0 { 1088 reg = <0>; 1089 remote-endpoint = <&vin0csi40>; 1090 }; 1091 csi40vin1: endpoint@1 { 1092 reg = <1>; 1093 remote-endpoint = <&vin1csi40>; 1094 }; 1095 csi40vin2: endpoint@2 { 1096 reg = <2>; 1097 remote-endpoint = <&vin2csi40>; 1098 }; 1099 csi40vin3: endpoint@3 { 1100 reg = <3>; 1101 remote-endpoint = <&vin3csi40>; 1102 }; 1103 }; 1104 }; 1105 }; 1106 1107 csi41: csi2@feab0000 { 1108 compatible = "renesas,r8a77980-csi2"; 1109 reg = <0 0xfeab0000 0 0x10000>; 1110 interrupts = <GIC_SPI 241 IRQ_TYPE_LEVEL_HIGH>; 1111 clocks = <&cpg CPG_MOD 715>; 1112 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 1113 resets = <&cpg 715>; 1114 status = "disabled"; 1115 1116 ports { 1117 #address-cells = <1>; 1118 #size-cells = <0>; 1119 1120 port@1 { 1121 #address-cells = <1>; 1122 #size-cells = <0>; 1123 1124 reg = <1>; 1125 1126 csi41vin4: endpoint@0 { 1127 reg = <0>; 1128 remote-endpoint = <&vin4csi41>; 1129 }; 1130 csi41vin5: endpoint@1 { 1131 reg = <1>; 1132 remote-endpoint = <&vin5csi41>; 1133 }; 1134 csi41vin6: endpoint@2 { 1135 reg = <2>; 1136 remote-endpoint = <&vin6csi41>; 1137 }; 1138 csi41vin7: endpoint@3 { 1139 reg = <3>; 1140 remote-endpoint = <&vin7csi41>; 1141 }; 1142 }; 1143 }; 1144 }; 1145 1146 du: display@feb00000 { 1147 compatible = "renesas,du-r8a77980", 1148 "renesas,du-r8a77970"; 1149 reg = <0 0xfeb00000 0 0x80000>; 1150 interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>; 1151 clocks = <&cpg CPG_MOD 724>; 1152 clock-names = "du.0"; 1153 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 1154 resets = <&cpg 724>; 1155 vsps = <&vspd0>; 1156 status = "disabled"; 1157 1158 ports { 1159 #address-cells = <1>; 1160 #size-cells = <0>; 1161 1162 port@0 { 1163 reg = <0>; 1164 du_out_rgb: endpoint { 1165 }; 1166 }; 1167 1168 port@1 { 1169 reg = <1>; 1170 du_out_lvds0: endpoint { 1171 remote-endpoint = <&lvds0_in>; 1172 }; 1173 }; 1174 }; 1175 }; 1176 1177 lvds0: lvds-encoder@feb90000 { 1178 compatible = "renesas,r8a77980-lvds"; 1179 reg = <0 0xfeb90000 0 0x14>; 1180 clocks = <&cpg CPG_MOD 727>; 1181 power-domains = <&sysc R8A77980_PD_ALWAYS_ON>; 1182 resets = <&cpg 727>; 1183 status = "disabled"; 1184 1185 ports { 1186 #address-cells = <1>; 1187 #size-cells = <0>; 1188 1189 port@0 { 1190 reg = <0>; 1191 lvds0_in: endpoint { 1192 remote-endpoint = 1193 <&du_out_lvds0>; 1194 }; 1195 }; 1196 1197 port@1 { 1198 reg = <1>; 1199 lvds0_out: endpoint { 1200 }; 1201 }; 1202 }; 1203 }; 1204 1205 prr: chipid@fff00044 { 1206 compatible = "renesas,prr"; 1207 reg = <0 0xfff00044 0 4>; 1208 }; 1209 }; 1210 1211 timer { 1212 compatible = "arm,armv8-timer"; 1213 interrupts-extended = <&gic GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | 1214 IRQ_TYPE_LEVEL_LOW)>, 1215 <&gic GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | 1216 IRQ_TYPE_LEVEL_LOW)>, 1217 <&gic GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | 1218 IRQ_TYPE_LEVEL_LOW)>, 1219 <&gic GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | 1220 IRQ_TYPE_LEVEL_LOW)>; 1221 }; 1222}; 1223