xref: /linux/scripts/dtc/include-prefixes/arm/rockchip/rk3288-veyron-mighty.dts (revision cdd5b5a9761fd66d17586e4f4ba6588c70e640ea)
1*724ba675SRob Herring// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2*724ba675SRob Herring/*
3*724ba675SRob Herring * Google Veyron Mighty Rev 1+ board device tree source
4*724ba675SRob Herring *
5*724ba675SRob Herring * Copyright 2015 Google, Inc
6*724ba675SRob Herring */
7*724ba675SRob Herring
8*724ba675SRob Herring/dts-v1/;
9*724ba675SRob Herring
10*724ba675SRob Herring#include "rk3288-veyron-jaq.dts"
11*724ba675SRob Herring
12*724ba675SRob Herring/ {
13*724ba675SRob Herring	model = "Google Mighty";
14*724ba675SRob Herring	compatible = "google,veyron-mighty-rev5", "google,veyron-mighty-rev4",
15*724ba675SRob Herring		     "google,veyron-mighty-rev3", "google,veyron-mighty-rev2",
16*724ba675SRob Herring		     "google,veyron-mighty-rev1", "google,veyron-mighty",
17*724ba675SRob Herring		     "google,veyron", "rockchip,rk3288";
18*724ba675SRob Herring};
19*724ba675SRob Herring
20*724ba675SRob Herring&sdmmc {
21*724ba675SRob Herring	pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_cd_disabled &sdmmc_cd_pin
22*724ba675SRob Herring			&sdmmc_wp_pin &sdmmc_bus4>;
23*724ba675SRob Herring	wp-gpios = <&gpio7 10 GPIO_ACTIVE_HIGH>;
24*724ba675SRob Herring
25*724ba675SRob Herring	/delete-property/ disable-wp;
26*724ba675SRob Herring};
27*724ba675SRob Herring
28*724ba675SRob Herring&pinctrl {
29*724ba675SRob Herring	sdmmc {
30*724ba675SRob Herring		sdmmc_wp_pin: sdmmc-wp-pin {
31*724ba675SRob Herring			rockchip,pins = <7 RK_PB2 RK_FUNC_GPIO &pcfg_pull_up>;
32*724ba675SRob Herring		};
33*724ba675SRob Herring	};
34*724ba675SRob Herring};
35