1e2be04c7SGreg Kroah-Hartman /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */ 2607ca46eSDavid Howells /* 3607ca46eSDavid Howells * Performance events: 4607ca46eSDavid Howells * 5607ca46eSDavid Howells * Copyright (C) 2008-2009, Thomas Gleixner <tglx@linutronix.de> 6607ca46eSDavid Howells * Copyright (C) 2008-2011, Red Hat, Inc., Ingo Molnar 7607ca46eSDavid Howells * Copyright (C) 2008-2011, Red Hat, Inc., Peter Zijlstra 8607ca46eSDavid Howells * 9607ca46eSDavid Howells * Data type definitions, declarations, prototypes. 10607ca46eSDavid Howells * 11607ca46eSDavid Howells * Started by: Thomas Gleixner and Ingo Molnar 12607ca46eSDavid Howells * 13607ca46eSDavid Howells * For licencing details see kernel-base/COPYING 14607ca46eSDavid Howells */ 15607ca46eSDavid Howells #ifndef _UAPI_LINUX_PERF_EVENT_H 16607ca46eSDavid Howells #define _UAPI_LINUX_PERF_EVENT_H 17607ca46eSDavid Howells 18607ca46eSDavid Howells #include <linux/types.h> 19607ca46eSDavid Howells #include <linux/ioctl.h> 20607ca46eSDavid Howells #include <asm/byteorder.h> 21607ca46eSDavid Howells 22607ca46eSDavid Howells /* 23607ca46eSDavid Howells * User-space ABI bits: 24607ca46eSDavid Howells */ 25607ca46eSDavid Howells 26607ca46eSDavid Howells /* 27607ca46eSDavid Howells * attr.type 28607ca46eSDavid Howells */ 29607ca46eSDavid Howells enum perf_type_id { 30607ca46eSDavid Howells PERF_TYPE_HARDWARE = 0, 31607ca46eSDavid Howells PERF_TYPE_SOFTWARE = 1, 32607ca46eSDavid Howells PERF_TYPE_TRACEPOINT = 2, 33607ca46eSDavid Howells PERF_TYPE_HW_CACHE = 3, 34607ca46eSDavid Howells PERF_TYPE_RAW = 4, 35607ca46eSDavid Howells PERF_TYPE_BREAKPOINT = 5, 36607ca46eSDavid Howells 37607ca46eSDavid Howells PERF_TYPE_MAX, /* non-ABI */ 38607ca46eSDavid Howells }; 39607ca46eSDavid Howells 40607ca46eSDavid Howells /* 4155bcf6efSKan Liang * attr.config layout for type PERF_TYPE_HARDWARE and PERF_TYPE_HW_CACHE 4255bcf6efSKan Liang * PERF_TYPE_HARDWARE: 0xEEEEEEEE000000AA 4355bcf6efSKan Liang * AA: hardware event ID 4455bcf6efSKan Liang * EEEEEEEE: PMU type ID 4555bcf6efSKan Liang * PERF_TYPE_HW_CACHE: 0xEEEEEEEE00DDCCBB 4655bcf6efSKan Liang * BB: hardware cache ID 4755bcf6efSKan Liang * CC: hardware cache op ID 4855bcf6efSKan Liang * DD: hardware cache op result ID 4955bcf6efSKan Liang * EEEEEEEE: PMU type ID 5055bcf6efSKan Liang * If the PMU type ID is 0, the PERF_TYPE_RAW will be applied. 5155bcf6efSKan Liang */ 5255bcf6efSKan Liang #define PERF_PMU_TYPE_SHIFT 32 5355bcf6efSKan Liang #define PERF_HW_EVENT_MASK 0xffffffff 5455bcf6efSKan Liang 5555bcf6efSKan Liang /* 56607ca46eSDavid Howells * Generalized performance event event_id types, used by the 57607ca46eSDavid Howells * attr.event_id parameter of the sys_perf_event_open() 58607ca46eSDavid Howells * syscall: 59607ca46eSDavid Howells */ 60607ca46eSDavid Howells enum perf_hw_id { 61607ca46eSDavid Howells /* 62607ca46eSDavid Howells * Common hardware events, generalized by the kernel: 63607ca46eSDavid Howells */ 64607ca46eSDavid Howells PERF_COUNT_HW_CPU_CYCLES = 0, 65607ca46eSDavid Howells PERF_COUNT_HW_INSTRUCTIONS = 1, 66607ca46eSDavid Howells PERF_COUNT_HW_CACHE_REFERENCES = 2, 67607ca46eSDavid Howells PERF_COUNT_HW_CACHE_MISSES = 3, 68607ca46eSDavid Howells PERF_COUNT_HW_BRANCH_INSTRUCTIONS = 4, 69607ca46eSDavid Howells PERF_COUNT_HW_BRANCH_MISSES = 5, 70607ca46eSDavid Howells PERF_COUNT_HW_BUS_CYCLES = 6, 71607ca46eSDavid Howells PERF_COUNT_HW_STALLED_CYCLES_FRONTEND = 7, 72607ca46eSDavid Howells PERF_COUNT_HW_STALLED_CYCLES_BACKEND = 8, 73607ca46eSDavid Howells PERF_COUNT_HW_REF_CPU_CYCLES = 9, 74607ca46eSDavid Howells 75607ca46eSDavid Howells PERF_COUNT_HW_MAX, /* non-ABI */ 76607ca46eSDavid Howells }; 77607ca46eSDavid Howells 78607ca46eSDavid Howells /* 79607ca46eSDavid Howells * Generalized hardware cache events: 80607ca46eSDavid Howells * 81607ca46eSDavid Howells * { L1-D, L1-I, LLC, ITLB, DTLB, BPU, NODE } x 82607ca46eSDavid Howells * { read, write, prefetch } x 83607ca46eSDavid Howells * { accesses, misses } 84607ca46eSDavid Howells */ 85607ca46eSDavid Howells enum perf_hw_cache_id { 86607ca46eSDavid Howells PERF_COUNT_HW_CACHE_L1D = 0, 87607ca46eSDavid Howells PERF_COUNT_HW_CACHE_L1I = 1, 88607ca46eSDavid Howells PERF_COUNT_HW_CACHE_LL = 2, 89607ca46eSDavid Howells PERF_COUNT_HW_CACHE_DTLB = 3, 90607ca46eSDavid Howells PERF_COUNT_HW_CACHE_ITLB = 4, 91607ca46eSDavid Howells PERF_COUNT_HW_CACHE_BPU = 5, 92607ca46eSDavid Howells PERF_COUNT_HW_CACHE_NODE = 6, 93607ca46eSDavid Howells 94607ca46eSDavid Howells PERF_COUNT_HW_CACHE_MAX, /* non-ABI */ 95607ca46eSDavid Howells }; 96607ca46eSDavid Howells 97607ca46eSDavid Howells enum perf_hw_cache_op_id { 98607ca46eSDavid Howells PERF_COUNT_HW_CACHE_OP_READ = 0, 99607ca46eSDavid Howells PERF_COUNT_HW_CACHE_OP_WRITE = 1, 100607ca46eSDavid Howells PERF_COUNT_HW_CACHE_OP_PREFETCH = 2, 101607ca46eSDavid Howells 102607ca46eSDavid Howells PERF_COUNT_HW_CACHE_OP_MAX, /* non-ABI */ 103607ca46eSDavid Howells }; 104607ca46eSDavid Howells 105607ca46eSDavid Howells enum perf_hw_cache_op_result_id { 106607ca46eSDavid Howells PERF_COUNT_HW_CACHE_RESULT_ACCESS = 0, 107607ca46eSDavid Howells PERF_COUNT_HW_CACHE_RESULT_MISS = 1, 108607ca46eSDavid Howells 109607ca46eSDavid Howells PERF_COUNT_HW_CACHE_RESULT_MAX, /* non-ABI */ 110607ca46eSDavid Howells }; 111607ca46eSDavid Howells 112607ca46eSDavid Howells /* 113607ca46eSDavid Howells * Special "software" events provided by the kernel, even if the hardware 114607ca46eSDavid Howells * does not support performance events. These events measure various 115607ca46eSDavid Howells * physical and sw events of the kernel (and allow the profiling of them as 116607ca46eSDavid Howells * well): 117607ca46eSDavid Howells */ 118607ca46eSDavid Howells enum perf_sw_ids { 119607ca46eSDavid Howells PERF_COUNT_SW_CPU_CLOCK = 0, 120607ca46eSDavid Howells PERF_COUNT_SW_TASK_CLOCK = 1, 121607ca46eSDavid Howells PERF_COUNT_SW_PAGE_FAULTS = 2, 122607ca46eSDavid Howells PERF_COUNT_SW_CONTEXT_SWITCHES = 3, 123607ca46eSDavid Howells PERF_COUNT_SW_CPU_MIGRATIONS = 4, 124607ca46eSDavid Howells PERF_COUNT_SW_PAGE_FAULTS_MIN = 5, 125607ca46eSDavid Howells PERF_COUNT_SW_PAGE_FAULTS_MAJ = 6, 126607ca46eSDavid Howells PERF_COUNT_SW_ALIGNMENT_FAULTS = 7, 127607ca46eSDavid Howells PERF_COUNT_SW_EMULATION_FAULTS = 8, 128fa0097eeSAdrian Hunter PERF_COUNT_SW_DUMMY = 9, 129a43eec30SAlexei Starovoitov PERF_COUNT_SW_BPF_OUTPUT = 10, 130d0d1dd62SNamhyung Kim PERF_COUNT_SW_CGROUP_SWITCHES = 11, 131607ca46eSDavid Howells 132607ca46eSDavid Howells PERF_COUNT_SW_MAX, /* non-ABI */ 133607ca46eSDavid Howells }; 134607ca46eSDavid Howells 135607ca46eSDavid Howells /* 136607ca46eSDavid Howells * Bits that can be set in attr.sample_type to request information 137607ca46eSDavid Howells * in the overflow packets. 138607ca46eSDavid Howells */ 139607ca46eSDavid Howells enum perf_event_sample_format { 140607ca46eSDavid Howells PERF_SAMPLE_IP = 1U << 0, 141607ca46eSDavid Howells PERF_SAMPLE_TID = 1U << 1, 142607ca46eSDavid Howells PERF_SAMPLE_TIME = 1U << 2, 143607ca46eSDavid Howells PERF_SAMPLE_ADDR = 1U << 3, 144607ca46eSDavid Howells PERF_SAMPLE_READ = 1U << 4, 145607ca46eSDavid Howells PERF_SAMPLE_CALLCHAIN = 1U << 5, 146607ca46eSDavid Howells PERF_SAMPLE_ID = 1U << 6, 147607ca46eSDavid Howells PERF_SAMPLE_CPU = 1U << 7, 148607ca46eSDavid Howells PERF_SAMPLE_PERIOD = 1U << 8, 149607ca46eSDavid Howells PERF_SAMPLE_STREAM_ID = 1U << 9, 150607ca46eSDavid Howells PERF_SAMPLE_RAW = 1U << 10, 151607ca46eSDavid Howells PERF_SAMPLE_BRANCH_STACK = 1U << 11, 152607ca46eSDavid Howells PERF_SAMPLE_REGS_USER = 1U << 12, 153607ca46eSDavid Howells PERF_SAMPLE_STACK_USER = 1U << 13, 154c3feedf2SAndi Kleen PERF_SAMPLE_WEIGHT = 1U << 14, 155d6be9ad6SStephane Eranian PERF_SAMPLE_DATA_SRC = 1U << 15, 156ff3d527cSAdrian Hunter PERF_SAMPLE_IDENTIFIER = 1U << 16, 157fdfbbd07SAndi Kleen PERF_SAMPLE_TRANSACTION = 1U << 17, 15860e2364eSStephane Eranian PERF_SAMPLE_REGS_INTR = 1U << 18, 159fc7ce9c7SKan Liang PERF_SAMPLE_PHYS_ADDR = 1U << 19, 160a4faf00dSAlexander Shishkin PERF_SAMPLE_AUX = 1U << 20, 1616546b19fSNamhyung Kim PERF_SAMPLE_CGROUP = 1U << 21, 1628d97e718SKan Liang PERF_SAMPLE_DATA_PAGE_SIZE = 1U << 22, 163995f088eSStephane Eranian PERF_SAMPLE_CODE_PAGE_SIZE = 1U << 23, 1642a6c6b7dSKan Liang PERF_SAMPLE_WEIGHT_STRUCT = 1U << 24, 165607ca46eSDavid Howells 1662a6c6b7dSKan Liang PERF_SAMPLE_MAX = 1U << 25, /* non-ABI */ 167607ca46eSDavid Howells }; 168607ca46eSDavid Howells 1692a6c6b7dSKan Liang #define PERF_SAMPLE_WEIGHT_TYPE (PERF_SAMPLE_WEIGHT | PERF_SAMPLE_WEIGHT_STRUCT) 170607ca46eSDavid Howells /* 171607ca46eSDavid Howells * values to program into branch_sample_type when PERF_SAMPLE_BRANCH is set 172607ca46eSDavid Howells * 173607ca46eSDavid Howells * If the user does not pass priv level information via branch_sample_type, 174607ca46eSDavid Howells * the kernel uses the event's priv level. Branch and event priv levels do 175607ca46eSDavid Howells * not have to match. Branch priv level is checked for permissions. 176607ca46eSDavid Howells * 177607ca46eSDavid Howells * The branch types can be combined, however BRANCH_ANY covers all types 178607ca46eSDavid Howells * of branches and therefore it supersedes all the other types. 179607ca46eSDavid Howells */ 18027ac905bSYan, Zheng enum perf_branch_sample_type_shift { 18127ac905bSYan, Zheng PERF_SAMPLE_BRANCH_USER_SHIFT = 0, /* user branches */ 18227ac905bSYan, Zheng PERF_SAMPLE_BRANCH_KERNEL_SHIFT = 1, /* kernel branches */ 18327ac905bSYan, Zheng PERF_SAMPLE_BRANCH_HV_SHIFT = 2, /* hypervisor branches */ 18427ac905bSYan, Zheng 18527ac905bSYan, Zheng PERF_SAMPLE_BRANCH_ANY_SHIFT = 3, /* any branch types */ 18627ac905bSYan, Zheng PERF_SAMPLE_BRANCH_ANY_CALL_SHIFT = 4, /* any call branch */ 18727ac905bSYan, Zheng PERF_SAMPLE_BRANCH_ANY_RETURN_SHIFT = 5, /* any return branch */ 18827ac905bSYan, Zheng PERF_SAMPLE_BRANCH_IND_CALL_SHIFT = 6, /* indirect calls */ 18927ac905bSYan, Zheng PERF_SAMPLE_BRANCH_ABORT_TX_SHIFT = 7, /* transaction aborts */ 19027ac905bSYan, Zheng PERF_SAMPLE_BRANCH_IN_TX_SHIFT = 8, /* in transaction */ 19127ac905bSYan, Zheng PERF_SAMPLE_BRANCH_NO_TX_SHIFT = 9, /* not in transaction */ 19227ac905bSYan, Zheng PERF_SAMPLE_BRANCH_COND_SHIFT = 10, /* conditional branches */ 19327ac905bSYan, Zheng 1942c44b193SPeter Zijlstra PERF_SAMPLE_BRANCH_CALL_STACK_SHIFT = 11, /* call/ret stack */ 195c9fdfa14SStephane Eranian PERF_SAMPLE_BRANCH_IND_JUMP_SHIFT = 12, /* indirect jumps */ 196c229bf9dSStephane Eranian PERF_SAMPLE_BRANCH_CALL_SHIFT = 13, /* direct call */ 1972c44b193SPeter Zijlstra 198b16a5b52SAndi Kleen PERF_SAMPLE_BRANCH_NO_FLAGS_SHIFT = 14, /* no flags */ 199b16a5b52SAndi Kleen PERF_SAMPLE_BRANCH_NO_CYCLES_SHIFT = 15, /* no cycles */ 200b16a5b52SAndi Kleen 201eb0baf8aSJin Yao PERF_SAMPLE_BRANCH_TYPE_SAVE_SHIFT = 16, /* save branch type */ 202eb0baf8aSJin Yao 203bbfd5e4fSKan Liang PERF_SAMPLE_BRANCH_HW_INDEX_SHIFT = 17, /* save low level index of raw branch records */ 204bbfd5e4fSKan Liang 2055402d25aSAnshuman Khandual PERF_SAMPLE_BRANCH_PRIV_SAVE_SHIFT = 18, /* save privilege mode */ 2065402d25aSAnshuman Khandual 20727ac905bSYan, Zheng PERF_SAMPLE_BRANCH_MAX_SHIFT /* non-ABI */ 20827ac905bSYan, Zheng }; 20927ac905bSYan, Zheng 210607ca46eSDavid Howells enum perf_branch_sample_type { 21127ac905bSYan, Zheng PERF_SAMPLE_BRANCH_USER = 1U << PERF_SAMPLE_BRANCH_USER_SHIFT, 21227ac905bSYan, Zheng PERF_SAMPLE_BRANCH_KERNEL = 1U << PERF_SAMPLE_BRANCH_KERNEL_SHIFT, 21327ac905bSYan, Zheng PERF_SAMPLE_BRANCH_HV = 1U << PERF_SAMPLE_BRANCH_HV_SHIFT, 214607ca46eSDavid Howells 21527ac905bSYan, Zheng PERF_SAMPLE_BRANCH_ANY = 1U << PERF_SAMPLE_BRANCH_ANY_SHIFT, 2162c44b193SPeter Zijlstra PERF_SAMPLE_BRANCH_ANY_CALL = 1U << PERF_SAMPLE_BRANCH_ANY_CALL_SHIFT, 2172c44b193SPeter Zijlstra PERF_SAMPLE_BRANCH_ANY_RETURN = 1U << PERF_SAMPLE_BRANCH_ANY_RETURN_SHIFT, 2182c44b193SPeter Zijlstra PERF_SAMPLE_BRANCH_IND_CALL = 1U << PERF_SAMPLE_BRANCH_IND_CALL_SHIFT, 2192c44b193SPeter Zijlstra PERF_SAMPLE_BRANCH_ABORT_TX = 1U << PERF_SAMPLE_BRANCH_ABORT_TX_SHIFT, 22027ac905bSYan, Zheng PERF_SAMPLE_BRANCH_IN_TX = 1U << PERF_SAMPLE_BRANCH_IN_TX_SHIFT, 22127ac905bSYan, Zheng PERF_SAMPLE_BRANCH_NO_TX = 1U << PERF_SAMPLE_BRANCH_NO_TX_SHIFT, 22227ac905bSYan, Zheng PERF_SAMPLE_BRANCH_COND = 1U << PERF_SAMPLE_BRANCH_COND_SHIFT, 223607ca46eSDavid Howells 2242c44b193SPeter Zijlstra PERF_SAMPLE_BRANCH_CALL_STACK = 1U << PERF_SAMPLE_BRANCH_CALL_STACK_SHIFT, 225c9fdfa14SStephane Eranian PERF_SAMPLE_BRANCH_IND_JUMP = 1U << PERF_SAMPLE_BRANCH_IND_JUMP_SHIFT, 226c229bf9dSStephane Eranian PERF_SAMPLE_BRANCH_CALL = 1U << PERF_SAMPLE_BRANCH_CALL_SHIFT, 2272c44b193SPeter Zijlstra 228b16a5b52SAndi Kleen PERF_SAMPLE_BRANCH_NO_FLAGS = 1U << PERF_SAMPLE_BRANCH_NO_FLAGS_SHIFT, 229b16a5b52SAndi Kleen PERF_SAMPLE_BRANCH_NO_CYCLES = 1U << PERF_SAMPLE_BRANCH_NO_CYCLES_SHIFT, 230b16a5b52SAndi Kleen 231eb0baf8aSJin Yao PERF_SAMPLE_BRANCH_TYPE_SAVE = 232eb0baf8aSJin Yao 1U << PERF_SAMPLE_BRANCH_TYPE_SAVE_SHIFT, 233eb0baf8aSJin Yao 234bbfd5e4fSKan Liang PERF_SAMPLE_BRANCH_HW_INDEX = 1U << PERF_SAMPLE_BRANCH_HW_INDEX_SHIFT, 235bbfd5e4fSKan Liang 2365402d25aSAnshuman Khandual PERF_SAMPLE_BRANCH_PRIV_SAVE = 1U << PERF_SAMPLE_BRANCH_PRIV_SAVE_SHIFT, 2375402d25aSAnshuman Khandual 23827ac905bSYan, Zheng PERF_SAMPLE_BRANCH_MAX = 1U << PERF_SAMPLE_BRANCH_MAX_SHIFT, 239607ca46eSDavid Howells }; 240607ca46eSDavid Howells 241eb0baf8aSJin Yao /* 242eb0baf8aSJin Yao * Common flow change classification 243eb0baf8aSJin Yao */ 244eb0baf8aSJin Yao enum { 245eb0baf8aSJin Yao PERF_BR_UNKNOWN = 0, /* unknown */ 246eb0baf8aSJin Yao PERF_BR_COND = 1, /* conditional */ 247eb0baf8aSJin Yao PERF_BR_UNCOND = 2, /* unconditional */ 248eb0baf8aSJin Yao PERF_BR_IND = 3, /* indirect */ 249eb0baf8aSJin Yao PERF_BR_CALL = 4, /* function call */ 250eb0baf8aSJin Yao PERF_BR_IND_CALL = 5, /* indirect function call */ 251eb0baf8aSJin Yao PERF_BR_RET = 6, /* function return */ 252eb0baf8aSJin Yao PERF_BR_SYSCALL = 7, /* syscall */ 253eb0baf8aSJin Yao PERF_BR_SYSRET = 8, /* syscall return */ 254eb0baf8aSJin Yao PERF_BR_COND_CALL = 9, /* conditional function call */ 255eb0baf8aSJin Yao PERF_BR_COND_RET = 10, /* conditional function return */ 256cedd3614SAnshuman Khandual PERF_BR_ERET = 11, /* exception return */ 257cedd3614SAnshuman Khandual PERF_BR_IRQ = 12, /* irq */ 258a724ec82SAnshuman Khandual PERF_BR_SERROR = 13, /* system error */ 259a724ec82SAnshuman Khandual PERF_BR_NO_TX = 14, /* not in transaction */ 260b190bc4aSAnshuman Khandual PERF_BR_EXTEND_ABI = 15, /* extend ABI */ 261eb0baf8aSJin Yao PERF_BR_MAX, 262eb0baf8aSJin Yao }; 263eb0baf8aSJin Yao 26493315e46SSandipan Das /* 26593315e46SSandipan Das * Common branch speculation outcome classification 26693315e46SSandipan Das */ 26793315e46SSandipan Das enum { 26893315e46SSandipan Das PERF_BR_SPEC_NA = 0, /* Not available */ 26993315e46SSandipan Das PERF_BR_SPEC_WRONG_PATH = 1, /* Speculative but on wrong path */ 27093315e46SSandipan Das PERF_BR_NON_SPEC_CORRECT_PATH = 2, /* Non-speculative but on correct path */ 27193315e46SSandipan Das PERF_BR_SPEC_CORRECT_PATH = 3, /* Speculative and on correct path */ 27293315e46SSandipan Das PERF_BR_SPEC_MAX, 27393315e46SSandipan Das }; 27493315e46SSandipan Das 275b190bc4aSAnshuman Khandual enum { 276b190bc4aSAnshuman Khandual PERF_BR_NEW_FAULT_ALGN = 0, /* Alignment fault */ 277b190bc4aSAnshuman Khandual PERF_BR_NEW_FAULT_DATA = 1, /* Data fault */ 278b190bc4aSAnshuman Khandual PERF_BR_NEW_FAULT_INST = 2, /* Inst fault */ 279b190bc4aSAnshuman Khandual PERF_BR_NEW_ARCH_1 = 3, /* Architecture specific */ 280b190bc4aSAnshuman Khandual PERF_BR_NEW_ARCH_2 = 4, /* Architecture specific */ 281b190bc4aSAnshuman Khandual PERF_BR_NEW_ARCH_3 = 5, /* Architecture specific */ 282b190bc4aSAnshuman Khandual PERF_BR_NEW_ARCH_4 = 6, /* Architecture specific */ 283b190bc4aSAnshuman Khandual PERF_BR_NEW_ARCH_5 = 7, /* Architecture specific */ 284b190bc4aSAnshuman Khandual PERF_BR_NEW_MAX, 285b190bc4aSAnshuman Khandual }; 286b190bc4aSAnshuman Khandual 2875402d25aSAnshuman Khandual enum { 2885402d25aSAnshuman Khandual PERF_BR_PRIV_UNKNOWN = 0, 2895402d25aSAnshuman Khandual PERF_BR_PRIV_USER = 1, 2905402d25aSAnshuman Khandual PERF_BR_PRIV_KERNEL = 2, 2915402d25aSAnshuman Khandual PERF_BR_PRIV_HV = 3, 2925402d25aSAnshuman Khandual }; 2935402d25aSAnshuman Khandual 294f4054e52SAnshuman Khandual #define PERF_BR_ARM64_FIQ PERF_BR_NEW_ARCH_1 295f4054e52SAnshuman Khandual #define PERF_BR_ARM64_DEBUG_HALT PERF_BR_NEW_ARCH_2 296f4054e52SAnshuman Khandual #define PERF_BR_ARM64_DEBUG_EXIT PERF_BR_NEW_ARCH_3 297f4054e52SAnshuman Khandual #define PERF_BR_ARM64_DEBUG_INST PERF_BR_NEW_ARCH_4 298f4054e52SAnshuman Khandual #define PERF_BR_ARM64_DEBUG_DATA PERF_BR_NEW_ARCH_5 299f4054e52SAnshuman Khandual 300607ca46eSDavid Howells #define PERF_SAMPLE_BRANCH_PLM_ALL \ 301607ca46eSDavid Howells (PERF_SAMPLE_BRANCH_USER|\ 302607ca46eSDavid Howells PERF_SAMPLE_BRANCH_KERNEL|\ 303607ca46eSDavid Howells PERF_SAMPLE_BRANCH_HV) 304607ca46eSDavid Howells 305607ca46eSDavid Howells /* 306607ca46eSDavid Howells * Values to determine ABI of the registers dump. 307607ca46eSDavid Howells */ 308607ca46eSDavid Howells enum perf_sample_regs_abi { 309607ca46eSDavid Howells PERF_SAMPLE_REGS_ABI_NONE = 0, 310607ca46eSDavid Howells PERF_SAMPLE_REGS_ABI_32 = 1, 311607ca46eSDavid Howells PERF_SAMPLE_REGS_ABI_64 = 2, 312607ca46eSDavid Howells }; 313607ca46eSDavid Howells 314607ca46eSDavid Howells /* 315fdfbbd07SAndi Kleen * Values for the memory transaction event qualifier, mostly for 316fdfbbd07SAndi Kleen * abort events. Multiple bits can be set. 317fdfbbd07SAndi Kleen */ 318fdfbbd07SAndi Kleen enum { 319fdfbbd07SAndi Kleen PERF_TXN_ELISION = (1 << 0), /* From elision */ 320fdfbbd07SAndi Kleen PERF_TXN_TRANSACTION = (1 << 1), /* From transaction */ 321fdfbbd07SAndi Kleen PERF_TXN_SYNC = (1 << 2), /* Instruction is related */ 322fdfbbd07SAndi Kleen PERF_TXN_ASYNC = (1 << 3), /* Instruction not related */ 323fdfbbd07SAndi Kleen PERF_TXN_RETRY = (1 << 4), /* Retry possible */ 324fdfbbd07SAndi Kleen PERF_TXN_CONFLICT = (1 << 5), /* Conflict abort */ 325fdfbbd07SAndi Kleen PERF_TXN_CAPACITY_WRITE = (1 << 6), /* Capacity write abort */ 326fdfbbd07SAndi Kleen PERF_TXN_CAPACITY_READ = (1 << 7), /* Capacity read abort */ 327fdfbbd07SAndi Kleen 328fdfbbd07SAndi Kleen PERF_TXN_MAX = (1 << 8), /* non-ABI */ 329fdfbbd07SAndi Kleen 330fdfbbd07SAndi Kleen /* bits 32..63 are reserved for the abort code */ 331fdfbbd07SAndi Kleen 332fdfbbd07SAndi Kleen PERF_TXN_ABORT_MASK = (0xffffffffULL << 32), 333fdfbbd07SAndi Kleen PERF_TXN_ABORT_SHIFT = 32, 334fdfbbd07SAndi Kleen }; 335fdfbbd07SAndi Kleen 336fdfbbd07SAndi Kleen /* 337607ca46eSDavid Howells * The format of the data returned by read() on a perf event fd, 338607ca46eSDavid Howells * as specified by attr.read_format: 339607ca46eSDavid Howells * 340607ca46eSDavid Howells * struct read_format { 341607ca46eSDavid Howells * { u64 value; 342607ca46eSDavid Howells * { u64 time_enabled; } && PERF_FORMAT_TOTAL_TIME_ENABLED 343607ca46eSDavid Howells * { u64 time_running; } && PERF_FORMAT_TOTAL_TIME_RUNNING 344607ca46eSDavid Howells * { u64 id; } && PERF_FORMAT_ID 345119a784cSNamhyung Kim * { u64 lost; } && PERF_FORMAT_LOST 346607ca46eSDavid Howells * } && !PERF_FORMAT_GROUP 347607ca46eSDavid Howells * 348607ca46eSDavid Howells * { u64 nr; 349607ca46eSDavid Howells * { u64 time_enabled; } && PERF_FORMAT_TOTAL_TIME_ENABLED 350607ca46eSDavid Howells * { u64 time_running; } && PERF_FORMAT_TOTAL_TIME_RUNNING 351607ca46eSDavid Howells * { u64 value; 352607ca46eSDavid Howells * { u64 id; } && PERF_FORMAT_ID 353119a784cSNamhyung Kim * { u64 lost; } && PERF_FORMAT_LOST 354607ca46eSDavid Howells * } cntr[nr]; 355607ca46eSDavid Howells * } && PERF_FORMAT_GROUP 356607ca46eSDavid Howells * }; 357607ca46eSDavid Howells */ 358607ca46eSDavid Howells enum perf_event_read_format { 359607ca46eSDavid Howells PERF_FORMAT_TOTAL_TIME_ENABLED = 1U << 0, 360607ca46eSDavid Howells PERF_FORMAT_TOTAL_TIME_RUNNING = 1U << 1, 361607ca46eSDavid Howells PERF_FORMAT_ID = 1U << 2, 362607ca46eSDavid Howells PERF_FORMAT_GROUP = 1U << 3, 363119a784cSNamhyung Kim PERF_FORMAT_LOST = 1U << 4, 364607ca46eSDavid Howells 365119a784cSNamhyung Kim PERF_FORMAT_MAX = 1U << 5, /* non-ABI */ 366607ca46eSDavid Howells }; 367607ca46eSDavid Howells 368607ca46eSDavid Howells #define PERF_ATTR_SIZE_VER0 64 /* sizeof first published struct */ 369607ca46eSDavid Howells #define PERF_ATTR_SIZE_VER1 72 /* add: config2 */ 370607ca46eSDavid Howells #define PERF_ATTR_SIZE_VER2 80 /* add: branch_sample_type */ 371607ca46eSDavid Howells #define PERF_ATTR_SIZE_VER3 96 /* add: sample_regs_user */ 372607ca46eSDavid Howells /* add: sample_stack_user */ 37360e2364eSStephane Eranian #define PERF_ATTR_SIZE_VER4 104 /* add: sample_regs_intr */ 3741a594131SAlexander Shishkin #define PERF_ATTR_SIZE_VER5 112 /* add: aux_watermark */ 375a4faf00dSAlexander Shishkin #define PERF_ATTR_SIZE_VER6 120 /* add: aux_sample_size */ 37697ba62b2SMarco Elver #define PERF_ATTR_SIZE_VER7 128 /* add: sig_data */ 377607ca46eSDavid Howells 378607ca46eSDavid Howells /* 379607ca46eSDavid Howells * Hardware event_id to monitor via a performance monitoring event: 38097c79a38SArnaldo Carvalho de Melo * 38197c79a38SArnaldo Carvalho de Melo * @sample_max_stack: Max number of frame pointers in a callchain, 38297c79a38SArnaldo Carvalho de Melo * should be < /proc/sys/kernel/perf_event_max_stack 383607ca46eSDavid Howells */ 384607ca46eSDavid Howells struct perf_event_attr { 385607ca46eSDavid Howells 386607ca46eSDavid Howells /* 387607ca46eSDavid Howells * Major type: hardware/software/tracepoint/etc. 388607ca46eSDavid Howells */ 389607ca46eSDavid Howells __u32 type; 390607ca46eSDavid Howells 391607ca46eSDavid Howells /* 392607ca46eSDavid Howells * Size of the attr structure, for fwd/bwd compat. 393607ca46eSDavid Howells */ 394607ca46eSDavid Howells __u32 size; 395607ca46eSDavid Howells 396607ca46eSDavid Howells /* 397607ca46eSDavid Howells * Type specific configuration information. 398607ca46eSDavid Howells */ 399607ca46eSDavid Howells __u64 config; 400607ca46eSDavid Howells 401607ca46eSDavid Howells union { 402607ca46eSDavid Howells __u64 sample_period; 403607ca46eSDavid Howells __u64 sample_freq; 404607ca46eSDavid Howells }; 405607ca46eSDavid Howells 406607ca46eSDavid Howells __u64 sample_type; 407607ca46eSDavid Howells __u64 read_format; 408607ca46eSDavid Howells 409607ca46eSDavid Howells __u64 disabled : 1, /* off by default */ 410607ca46eSDavid Howells inherit : 1, /* children inherit it */ 411607ca46eSDavid Howells pinned : 1, /* must always be on PMU */ 412607ca46eSDavid Howells exclusive : 1, /* only group on PMU */ 413607ca46eSDavid Howells exclude_user : 1, /* don't count user */ 414607ca46eSDavid Howells exclude_kernel : 1, /* ditto kernel */ 415607ca46eSDavid Howells exclude_hv : 1, /* ditto hypervisor */ 416607ca46eSDavid Howells exclude_idle : 1, /* don't count when idle */ 417607ca46eSDavid Howells mmap : 1, /* include mmap data */ 418607ca46eSDavid Howells comm : 1, /* include comm data */ 419607ca46eSDavid Howells freq : 1, /* use freq, not period */ 420607ca46eSDavid Howells inherit_stat : 1, /* per task counts */ 421607ca46eSDavid Howells enable_on_exec : 1, /* next exec enables */ 422607ca46eSDavid Howells task : 1, /* trace fork/exit */ 423607ca46eSDavid Howells watermark : 1, /* wakeup_watermark */ 424607ca46eSDavid Howells /* 425607ca46eSDavid Howells * precise_ip: 426607ca46eSDavid Howells * 427607ca46eSDavid Howells * 0 - SAMPLE_IP can have arbitrary skid 428607ca46eSDavid Howells * 1 - SAMPLE_IP must have constant skid 429607ca46eSDavid Howells * 2 - SAMPLE_IP requested to have 0 skid 430607ca46eSDavid Howells * 3 - SAMPLE_IP must have 0 skid 431607ca46eSDavid Howells * 432607ca46eSDavid Howells * See also PERF_RECORD_MISC_EXACT_IP 433607ca46eSDavid Howells */ 434607ca46eSDavid Howells precise_ip : 2, /* skid constraint */ 435607ca46eSDavid Howells mmap_data : 1, /* non-exec mmap data */ 436607ca46eSDavid Howells sample_id_all : 1, /* sample_type all events */ 437607ca46eSDavid Howells 438607ca46eSDavid Howells exclude_host : 1, /* don't count in host */ 439607ca46eSDavid Howells exclude_guest : 1, /* don't count in guest */ 440607ca46eSDavid Howells 441607ca46eSDavid Howells exclude_callchain_kernel : 1, /* exclude kernel callchains */ 442607ca46eSDavid Howells exclude_callchain_user : 1, /* exclude user callchains */ 44313d7a241SStephane Eranian mmap2 : 1, /* include mmap with inode data */ 44482b89778SAdrian Hunter comm_exec : 1, /* flag comm events that are due to an exec */ 44534f43927SPeter Zijlstra use_clockid : 1, /* use @clockid for time fields */ 44645ac1403SAdrian Hunter context_switch : 1, /* context switch data */ 4479ecda41aSWang Nan write_backward : 1, /* Write ring buffer from end to beginning */ 448e4222673SHari Bathini namespaces : 1, /* include namespaces data */ 44976193a94SSong Liu ksymbol : 1, /* include ksymbol events */ 4506ee52e2aSSong Liu bpf_event : 1, /* include bpf events */ 451ab43762eSAlexander Shishkin aux_output : 1, /* generate AUX records instead of events */ 45296aaab68SNamhyung Kim cgroup : 1, /* include cgroup events */ 453e17d43b9SAdrian Hunter text_poke : 1, /* include text poke events */ 45488a16a13SJiri Olsa build_id : 1, /* use build id in mmap2 events */ 4552b26f0aaSMarco Elver inherit_thread : 1, /* children only inherit if cloned with CLONE_THREAD */ 4562e498d0aSMarco Elver remove_on_exec : 1, /* event is removed from task on exec */ 45797ba62b2SMarco Elver sigtrap : 1, /* send synchronous SIGTRAP on event */ 45897ba62b2SMarco Elver __reserved_1 : 26; 459607ca46eSDavid Howells 460607ca46eSDavid Howells union { 461607ca46eSDavid Howells __u32 wakeup_events; /* wakeup every n events */ 462607ca46eSDavid Howells __u32 wakeup_watermark; /* bytes before wakeup */ 463607ca46eSDavid Howells }; 464607ca46eSDavid Howells 465607ca46eSDavid Howells __u32 bp_type; 466607ca46eSDavid Howells union { 467607ca46eSDavid Howells __u64 bp_addr; 46865074d43SSong Liu __u64 kprobe_func; /* for perf_kprobe */ 46965074d43SSong Liu __u64 uprobe_path; /* for perf_uprobe */ 470607ca46eSDavid Howells __u64 config1; /* extension of config */ 471607ca46eSDavid Howells }; 472607ca46eSDavid Howells union { 473607ca46eSDavid Howells __u64 bp_len; 47465074d43SSong Liu __u64 kprobe_addr; /* when kprobe_func == NULL */ 47565074d43SSong Liu __u64 probe_offset; /* for perf_[k,u]probe */ 476607ca46eSDavid Howells __u64 config2; /* extension of config1 */ 477607ca46eSDavid Howells }; 478607ca46eSDavid Howells __u64 branch_sample_type; /* enum perf_branch_sample_type */ 479607ca46eSDavid Howells 480607ca46eSDavid Howells /* 481607ca46eSDavid Howells * Defines set of user regs to dump on samples. 482607ca46eSDavid Howells * See asm/perf_regs.h for details. 483607ca46eSDavid Howells */ 484607ca46eSDavid Howells __u64 sample_regs_user; 485607ca46eSDavid Howells 486607ca46eSDavid Howells /* 487607ca46eSDavid Howells * Defines size of the user stack to dump on samples. 488607ca46eSDavid Howells */ 489607ca46eSDavid Howells __u32 sample_stack_user; 490607ca46eSDavid Howells 49134f43927SPeter Zijlstra __s32 clockid; 49260e2364eSStephane Eranian /* 49360e2364eSStephane Eranian * Defines set of regs to dump for each sample 49460e2364eSStephane Eranian * state captured on: 49560e2364eSStephane Eranian * - precise = 0: PMU interrupt 49660e2364eSStephane Eranian * - precise > 0: sampled instruction 49760e2364eSStephane Eranian * 49860e2364eSStephane Eranian * See asm/perf_regs.h for details. 49960e2364eSStephane Eranian */ 50060e2364eSStephane Eranian __u64 sample_regs_intr; 5011a594131SAlexander Shishkin 5021a594131SAlexander Shishkin /* 5031a594131SAlexander Shishkin * Wakeup watermark for AUX area 5041a594131SAlexander Shishkin */ 5051a594131SAlexander Shishkin __u32 aux_watermark; 50697c79a38SArnaldo Carvalho de Melo __u16 sample_max_stack; 507a4faf00dSAlexander Shishkin __u16 __reserved_2; 508a4faf00dSAlexander Shishkin __u32 aux_sample_size; 509a4faf00dSAlexander Shishkin __u32 __reserved_3; 51097ba62b2SMarco Elver 51197ba62b2SMarco Elver /* 51297ba62b2SMarco Elver * User provided data if sigtrap=1, passed back to user via 5130683b531SEric W. Biederman * siginfo_t::si_perf_data, e.g. to permit user to identify the event. 514ddecd228SMarco Elver * Note, siginfo_t::si_perf_data is long-sized, and sig_data will be 515ddecd228SMarco Elver * truncated accordingly on 32 bit architectures. 51697ba62b2SMarco Elver */ 51797ba62b2SMarco Elver __u64 sig_data; 518607ca46eSDavid Howells }; 519607ca46eSDavid Howells 520f371b304SYonghong Song /* 521f371b304SYonghong Song * Structure used by below PERF_EVENT_IOC_QUERY_BPF command 522f371b304SYonghong Song * to query bpf programs attached to the same perf tracepoint 523f371b304SYonghong Song * as the given perf event. 524f371b304SYonghong Song */ 525f371b304SYonghong Song struct perf_event_query_bpf { 526f371b304SYonghong Song /* 527f371b304SYonghong Song * The below ids array length 528f371b304SYonghong Song */ 529f371b304SYonghong Song __u32 ids_len; 530f371b304SYonghong Song /* 531f371b304SYonghong Song * Set by the kernel to indicate the number of 532f371b304SYonghong Song * available programs 533f371b304SYonghong Song */ 534f371b304SYonghong Song __u32 prog_cnt; 535f371b304SYonghong Song /* 536f371b304SYonghong Song * User provided buffer to store program ids 537f371b304SYonghong Song */ 53894dfc73eSGustavo A. R. Silva __u32 ids[]; 539f371b304SYonghong Song }; 540f371b304SYonghong Song 541607ca46eSDavid Howells /* 542607ca46eSDavid Howells * Ioctls that can be done on a perf event fd: 543607ca46eSDavid Howells */ 544607ca46eSDavid Howells #define PERF_EVENT_IOC_ENABLE _IO ('$', 0) 545607ca46eSDavid Howells #define PERF_EVENT_IOC_DISABLE _IO ('$', 1) 546607ca46eSDavid Howells #define PERF_EVENT_IOC_REFRESH _IO ('$', 2) 547607ca46eSDavid Howells #define PERF_EVENT_IOC_RESET _IO ('$', 3) 548607ca46eSDavid Howells #define PERF_EVENT_IOC_PERIOD _IOW('$', 4, __u64) 549607ca46eSDavid Howells #define PERF_EVENT_IOC_SET_OUTPUT _IO ('$', 5) 550607ca46eSDavid Howells #define PERF_EVENT_IOC_SET_FILTER _IOW('$', 6, char *) 551a8e0108cSVince Weaver #define PERF_EVENT_IOC_ID _IOR('$', 7, __u64 *) 5522541517cSAlexei Starovoitov #define PERF_EVENT_IOC_SET_BPF _IOW('$', 8, __u32) 55386e7972fSWang Nan #define PERF_EVENT_IOC_PAUSE_OUTPUT _IOW('$', 9, __u32) 554f371b304SYonghong Song #define PERF_EVENT_IOC_QUERY_BPF _IOWR('$', 10, struct perf_event_query_bpf *) 55532ff77e8SMilind Chabbi #define PERF_EVENT_IOC_MODIFY_ATTRIBUTES _IOW('$', 11, struct perf_event_attr *) 556607ca46eSDavid Howells 557607ca46eSDavid Howells enum perf_event_ioc_flags { 558607ca46eSDavid Howells PERF_IOC_FLAG_GROUP = 1U << 0, 559607ca46eSDavid Howells }; 560607ca46eSDavid Howells 561607ca46eSDavid Howells /* 562607ca46eSDavid Howells * Structure of the page that can be mapped via mmap 563607ca46eSDavid Howells */ 564607ca46eSDavid Howells struct perf_event_mmap_page { 565607ca46eSDavid Howells __u32 version; /* version number of this structure */ 566607ca46eSDavid Howells __u32 compat_version; /* lowest version this is compat with */ 567607ca46eSDavid Howells 568607ca46eSDavid Howells /* 569607ca46eSDavid Howells * Bits needed to read the hw events in user-space. 570607ca46eSDavid Howells * 571b438b1abSAndy Lutomirski * u32 seq, time_mult, time_shift, index, width; 572607ca46eSDavid Howells * u64 count, enabled, running; 573607ca46eSDavid Howells * u64 cyc, time_offset; 574607ca46eSDavid Howells * s64 pmc = 0; 575607ca46eSDavid Howells * 576607ca46eSDavid Howells * do { 577607ca46eSDavid Howells * seq = pc->lock; 578607ca46eSDavid Howells * barrier() 579607ca46eSDavid Howells * 580607ca46eSDavid Howells * enabled = pc->time_enabled; 581607ca46eSDavid Howells * running = pc->time_running; 582607ca46eSDavid Howells * 583607ca46eSDavid Howells * if (pc->cap_usr_time && enabled != running) { 584607ca46eSDavid Howells * cyc = rdtsc(); 585607ca46eSDavid Howells * time_offset = pc->time_offset; 586607ca46eSDavid Howells * time_mult = pc->time_mult; 587607ca46eSDavid Howells * time_shift = pc->time_shift; 588607ca46eSDavid Howells * } 589607ca46eSDavid Howells * 590b438b1abSAndy Lutomirski * index = pc->index; 591607ca46eSDavid Howells * count = pc->offset; 592b438b1abSAndy Lutomirski * if (pc->cap_user_rdpmc && index) { 593607ca46eSDavid Howells * width = pc->pmc_width; 594b438b1abSAndy Lutomirski * pmc = rdpmc(index - 1); 595607ca46eSDavid Howells * } 596607ca46eSDavid Howells * 597607ca46eSDavid Howells * barrier(); 598607ca46eSDavid Howells * } while (pc->lock != seq); 599607ca46eSDavid Howells * 600607ca46eSDavid Howells * NOTE: for obvious reason this only works on self-monitoring 601607ca46eSDavid Howells * processes. 602607ca46eSDavid Howells */ 603607ca46eSDavid Howells __u32 lock; /* seqlock for synchronization */ 604607ca46eSDavid Howells __u32 index; /* hardware event identifier */ 605607ca46eSDavid Howells __s64 offset; /* add to hardware event value */ 606607ca46eSDavid Howells __u64 time_enabled; /* time event active */ 607607ca46eSDavid Howells __u64 time_running; /* time event on cpu */ 608607ca46eSDavid Howells union { 609607ca46eSDavid Howells __u64 capabilities; 610860f085bSAdrian Hunter struct { 611fa731587SPeter Zijlstra __u64 cap_bit0 : 1, /* Always 0, deprecated, see commit 860f085b74e9 */ 612fa731587SPeter Zijlstra cap_bit0_is_deprecated : 1, /* Always 1, signals that bit 0 is zero */ 613fa731587SPeter Zijlstra 614fa731587SPeter Zijlstra cap_user_rdpmc : 1, /* The RDPMC instruction can be used to read counts */ 6156c0246a4SPeter Zijlstra cap_user_time : 1, /* The time_{shift,mult,offset} fields are used */ 616fa731587SPeter Zijlstra cap_user_time_zero : 1, /* The time_zero field is used */ 6176c0246a4SPeter Zijlstra cap_user_time_short : 1, /* the time_{cycle,mask} fields are used */ 6186c0246a4SPeter Zijlstra cap_____res : 58; 619607ca46eSDavid Howells }; 620860f085bSAdrian Hunter }; 621607ca46eSDavid Howells 622607ca46eSDavid Howells /* 623b438b1abSAndy Lutomirski * If cap_user_rdpmc this field provides the bit-width of the value 624607ca46eSDavid Howells * read using the rdpmc() or equivalent instruction. This can be used 625607ca46eSDavid Howells * to sign extend the result like: 626607ca46eSDavid Howells * 627607ca46eSDavid Howells * pmc <<= 64 - width; 628607ca46eSDavid Howells * pmc >>= 64 - width; // signed shift right 629607ca46eSDavid Howells * count += pmc; 630607ca46eSDavid Howells */ 631607ca46eSDavid Howells __u16 pmc_width; 632607ca46eSDavid Howells 633607ca46eSDavid Howells /* 634607ca46eSDavid Howells * If cap_usr_time the below fields can be used to compute the time 635607ca46eSDavid Howells * delta since time_enabled (in ns) using rdtsc or similar. 636607ca46eSDavid Howells * 637607ca46eSDavid Howells * u64 quot, rem; 638607ca46eSDavid Howells * u64 delta; 639607ca46eSDavid Howells * 640607ca46eSDavid Howells * quot = (cyc >> time_shift); 641b9511cd7SAdrian Hunter * rem = cyc & (((u64)1 << time_shift) - 1); 642607ca46eSDavid Howells * delta = time_offset + quot * time_mult + 643607ca46eSDavid Howells * ((rem * time_mult) >> time_shift); 644607ca46eSDavid Howells * 645607ca46eSDavid Howells * Where time_offset,time_mult,time_shift and cyc are read in the 646607ca46eSDavid Howells * seqcount loop described above. This delta can then be added to 647b438b1abSAndy Lutomirski * enabled and possible running (if index), improving the scaling: 648607ca46eSDavid Howells * 649607ca46eSDavid Howells * enabled += delta; 650b438b1abSAndy Lutomirski * if (index) 651607ca46eSDavid Howells * running += delta; 652607ca46eSDavid Howells * 653607ca46eSDavid Howells * quot = count / running; 654607ca46eSDavid Howells * rem = count % running; 655607ca46eSDavid Howells * count = quot * enabled + (rem * enabled) / running; 656607ca46eSDavid Howells */ 657607ca46eSDavid Howells __u16 time_shift; 658607ca46eSDavid Howells __u32 time_mult; 659607ca46eSDavid Howells __u64 time_offset; 660c73deb6aSAdrian Hunter /* 661c73deb6aSAdrian Hunter * If cap_usr_time_zero, the hardware clock (e.g. TSC) can be calculated 662c73deb6aSAdrian Hunter * from sample timestamps. 663c73deb6aSAdrian Hunter * 664c73deb6aSAdrian Hunter * time = timestamp - time_zero; 665c73deb6aSAdrian Hunter * quot = time / time_mult; 666c73deb6aSAdrian Hunter * rem = time % time_mult; 667c73deb6aSAdrian Hunter * cyc = (quot << time_shift) + (rem << time_shift) / time_mult; 668c73deb6aSAdrian Hunter * 669c73deb6aSAdrian Hunter * And vice versa: 670c73deb6aSAdrian Hunter * 671c73deb6aSAdrian Hunter * quot = cyc >> time_shift; 672b9511cd7SAdrian Hunter * rem = cyc & (((u64)1 << time_shift) - 1); 673c73deb6aSAdrian Hunter * timestamp = time_zero + quot * time_mult + 674c73deb6aSAdrian Hunter * ((rem * time_mult) >> time_shift); 675c73deb6aSAdrian Hunter */ 676c73deb6aSAdrian Hunter __u64 time_zero; 6776c0246a4SPeter Zijlstra 678fa731587SPeter Zijlstra __u32 size; /* Header size up to __reserved[] fields. */ 6796c0246a4SPeter Zijlstra __u32 __reserved_1; 6806c0246a4SPeter Zijlstra 6816c0246a4SPeter Zijlstra /* 6826c0246a4SPeter Zijlstra * If cap_usr_time_short, the hardware clock is less than 64bit wide 6836c0246a4SPeter Zijlstra * and we must compute the 'cyc' value, as used by cap_usr_time, as: 6846c0246a4SPeter Zijlstra * 6856c0246a4SPeter Zijlstra * cyc = time_cycles + ((cyc - time_cycles) & time_mask) 6866c0246a4SPeter Zijlstra * 6876c0246a4SPeter Zijlstra * NOTE: this form is explicitly chosen such that cap_usr_time_short 6886c0246a4SPeter Zijlstra * is a correction on top of cap_usr_time, and code that doesn't 6896c0246a4SPeter Zijlstra * know about cap_usr_time_short still works under the assumption 6906c0246a4SPeter Zijlstra * the counter doesn't wrap. 6916c0246a4SPeter Zijlstra */ 6926c0246a4SPeter Zijlstra __u64 time_cycles; 6936c0246a4SPeter Zijlstra __u64 time_mask; 694607ca46eSDavid Howells 695607ca46eSDavid Howells /* 696607ca46eSDavid Howells * Hole for extension of the self monitor capabilities 697607ca46eSDavid Howells */ 698607ca46eSDavid Howells 6996c0246a4SPeter Zijlstra __u8 __reserved[116*8]; /* align to 1k. */ 700607ca46eSDavid Howells 701607ca46eSDavid Howells /* 702607ca46eSDavid Howells * Control data for the mmap() data buffer. 703607ca46eSDavid Howells * 704bf378d34SPeter Zijlstra * User-space reading the @data_head value should issue an smp_rmb(), 705bf378d34SPeter Zijlstra * after reading this value. 706607ca46eSDavid Howells * 707607ca46eSDavid Howells * When the mapping is PROT_WRITE the @data_tail value should be 708bf378d34SPeter Zijlstra * written by userspace to reflect the last read data, after issueing 709bf378d34SPeter Zijlstra * an smp_mb() to separate the data read from the ->data_tail store. 710bf378d34SPeter Zijlstra * In this case the kernel will not over-write unread data. 711bf378d34SPeter Zijlstra * 712bf378d34SPeter Zijlstra * See perf_output_put_handle() for the data ordering. 713e8c6deacSAlexander Shishkin * 714e8c6deacSAlexander Shishkin * data_{offset,size} indicate the location and size of the perf record 715e8c6deacSAlexander Shishkin * buffer within the mmapped area. 716607ca46eSDavid Howells */ 717607ca46eSDavid Howells __u64 data_head; /* head in the data section */ 718607ca46eSDavid Howells __u64 data_tail; /* user-space written tail */ 719e8c6deacSAlexander Shishkin __u64 data_offset; /* where the buffer starts */ 720e8c6deacSAlexander Shishkin __u64 data_size; /* data buffer size */ 72145bfb2e5SPeter Zijlstra 72245bfb2e5SPeter Zijlstra /* 72345bfb2e5SPeter Zijlstra * AUX area is defined by aux_{offset,size} fields that should be set 72445bfb2e5SPeter Zijlstra * by the userspace, so that 72545bfb2e5SPeter Zijlstra * 72645bfb2e5SPeter Zijlstra * aux_offset >= data_offset + data_size 72745bfb2e5SPeter Zijlstra * 72845bfb2e5SPeter Zijlstra * prior to mmap()ing it. Size of the mmap()ed area should be aux_size. 72945bfb2e5SPeter Zijlstra * 73045bfb2e5SPeter Zijlstra * Ring buffer pointers aux_{head,tail} have the same semantics as 73145bfb2e5SPeter Zijlstra * data_{head,tail} and same ordering rules apply. 73245bfb2e5SPeter Zijlstra */ 73345bfb2e5SPeter Zijlstra __u64 aux_head; 73445bfb2e5SPeter Zijlstra __u64 aux_tail; 73545bfb2e5SPeter Zijlstra __u64 aux_offset; 73645bfb2e5SPeter Zijlstra __u64 aux_size; 737607ca46eSDavid Howells }; 738607ca46eSDavid Howells 73988a16a13SJiri Olsa /* 74088a16a13SJiri Olsa * The current state of perf_event_header::misc bits usage: 74188a16a13SJiri Olsa * ('|' used bit, '-' unused bit) 74288a16a13SJiri Olsa * 74388a16a13SJiri Olsa * 012 CDEF 74488a16a13SJiri Olsa * |||---------|||| 74588a16a13SJiri Olsa * 74688a16a13SJiri Olsa * Where: 74788a16a13SJiri Olsa * 0-2 CPUMODE_MASK 74888a16a13SJiri Olsa * 74988a16a13SJiri Olsa * C PROC_MAP_PARSE_TIMEOUT 75088a16a13SJiri Olsa * D MMAP_DATA / COMM_EXEC / FORK_EXEC / SWITCH_OUT 75188a16a13SJiri Olsa * E MMAP_BUILD_ID / EXACT_IP / SCHED_OUT_PREEMPT 75288a16a13SJiri Olsa * F (reserved) 75388a16a13SJiri Olsa */ 75488a16a13SJiri Olsa 755607ca46eSDavid Howells #define PERF_RECORD_MISC_CPUMODE_MASK (7 << 0) 756607ca46eSDavid Howells #define PERF_RECORD_MISC_CPUMODE_UNKNOWN (0 << 0) 757607ca46eSDavid Howells #define PERF_RECORD_MISC_KERNEL (1 << 0) 758607ca46eSDavid Howells #define PERF_RECORD_MISC_USER (2 << 0) 759607ca46eSDavid Howells #define PERF_RECORD_MISC_HYPERVISOR (3 << 0) 760607ca46eSDavid Howells #define PERF_RECORD_MISC_GUEST_KERNEL (4 << 0) 761607ca46eSDavid Howells #define PERF_RECORD_MISC_GUEST_USER (5 << 0) 762607ca46eSDavid Howells 76382b89778SAdrian Hunter /* 764930e6fcdSKan Liang * Indicates that /proc/PID/maps parsing are truncated by time out. 765930e6fcdSKan Liang */ 766930e6fcdSKan Liang #define PERF_RECORD_MISC_PROC_MAP_PARSE_TIMEOUT (1 << 12) 767930e6fcdSKan Liang /* 768972c1488SJiri Olsa * Following PERF_RECORD_MISC_* are used on different 769972c1488SJiri Olsa * events, so can reuse the same bit position: 770972c1488SJiri Olsa * 771972c1488SJiri Olsa * PERF_RECORD_MISC_MMAP_DATA - PERF_RECORD_MMAP* events 772972c1488SJiri Olsa * PERF_RECORD_MISC_COMM_EXEC - PERF_RECORD_COMM event 7734f8f382eSDavid Miller * PERF_RECORD_MISC_FORK_EXEC - PERF_RECORD_FORK event (perf internal) 774972c1488SJiri Olsa * PERF_RECORD_MISC_SWITCH_OUT - PERF_RECORD_SWITCH* events 77582b89778SAdrian Hunter */ 7762fe85427SStephane Eranian #define PERF_RECORD_MISC_MMAP_DATA (1 << 13) 77782b89778SAdrian Hunter #define PERF_RECORD_MISC_COMM_EXEC (1 << 13) 7784f8f382eSDavid Miller #define PERF_RECORD_MISC_FORK_EXEC (1 << 13) 77945ac1403SAdrian Hunter #define PERF_RECORD_MISC_SWITCH_OUT (1 << 13) 780607ca46eSDavid Howells /* 781101592b4SAlexey Budankov * These PERF_RECORD_MISC_* flags below are safely reused 782101592b4SAlexey Budankov * for the following events: 783101592b4SAlexey Budankov * 784101592b4SAlexey Budankov * PERF_RECORD_MISC_EXACT_IP - PERF_RECORD_SAMPLE of precise events 785101592b4SAlexey Budankov * PERF_RECORD_MISC_SWITCH_OUT_PREEMPT - PERF_RECORD_SWITCH* events 78688a16a13SJiri Olsa * PERF_RECORD_MISC_MMAP_BUILD_ID - PERF_RECORD_MMAP2 event 787101592b4SAlexey Budankov * 788101592b4SAlexey Budankov * 789101592b4SAlexey Budankov * PERF_RECORD_MISC_EXACT_IP: 790607ca46eSDavid Howells * Indicates that the content of PERF_SAMPLE_IP points to 791607ca46eSDavid Howells * the actual instruction that triggered the event. See also 792607ca46eSDavid Howells * perf_event_attr::precise_ip. 793101592b4SAlexey Budankov * 794101592b4SAlexey Budankov * PERF_RECORD_MISC_SWITCH_OUT_PREEMPT: 795101592b4SAlexey Budankov * Indicates that thread was preempted in TASK_RUNNING state. 79688a16a13SJiri Olsa * 79788a16a13SJiri Olsa * PERF_RECORD_MISC_MMAP_BUILD_ID: 79888a16a13SJiri Olsa * Indicates that mmap2 event carries build id data. 799607ca46eSDavid Howells */ 800607ca46eSDavid Howells #define PERF_RECORD_MISC_EXACT_IP (1 << 14) 801101592b4SAlexey Budankov #define PERF_RECORD_MISC_SWITCH_OUT_PREEMPT (1 << 14) 80288a16a13SJiri Olsa #define PERF_RECORD_MISC_MMAP_BUILD_ID (1 << 14) 803607ca46eSDavid Howells /* 804607ca46eSDavid Howells * Reserve the last bit to indicate some extended misc field 805607ca46eSDavid Howells */ 806607ca46eSDavid Howells #define PERF_RECORD_MISC_EXT_RESERVED (1 << 15) 807607ca46eSDavid Howells 808607ca46eSDavid Howells struct perf_event_header { 809607ca46eSDavid Howells __u32 type; 810607ca46eSDavid Howells __u16 misc; 811607ca46eSDavid Howells __u16 size; 812607ca46eSDavid Howells }; 813607ca46eSDavid Howells 814e4222673SHari Bathini struct perf_ns_link_info { 815e4222673SHari Bathini __u64 dev; 816e4222673SHari Bathini __u64 ino; 817e4222673SHari Bathini }; 818e4222673SHari Bathini 819e4222673SHari Bathini enum { 820e4222673SHari Bathini NET_NS_INDEX = 0, 821e4222673SHari Bathini UTS_NS_INDEX = 1, 822e4222673SHari Bathini IPC_NS_INDEX = 2, 823e4222673SHari Bathini PID_NS_INDEX = 3, 824e4222673SHari Bathini USER_NS_INDEX = 4, 825e4222673SHari Bathini MNT_NS_INDEX = 5, 826e4222673SHari Bathini CGROUP_NS_INDEX = 6, 827e4222673SHari Bathini 828e4222673SHari Bathini NR_NAMESPACES, /* number of available namespaces */ 829e4222673SHari Bathini }; 830e4222673SHari Bathini 831607ca46eSDavid Howells enum perf_event_type { 832607ca46eSDavid Howells 833607ca46eSDavid Howells /* 834607ca46eSDavid Howells * If perf_event_attr.sample_id_all is set then all event types will 835607ca46eSDavid Howells * have the sample_type selected fields related to where/when 836ff3d527cSAdrian Hunter * (identity) an event took place (TID, TIME, ID, STREAM_ID, CPU, 837ff3d527cSAdrian Hunter * IDENTIFIER) described in PERF_RECORD_SAMPLE below, it will be stashed 838ff3d527cSAdrian Hunter * just after the perf_event_header and the fields already present for 839ff3d527cSAdrian Hunter * the existing fields, i.e. at the end of the payload. That way a newer 840ff3d527cSAdrian Hunter * perf.data file will be supported by older perf tools, with these new 841ff3d527cSAdrian Hunter * optional fields being ignored. 842607ca46eSDavid Howells * 843a5cdd40cSPeter Zijlstra * struct sample_id { 844a5cdd40cSPeter Zijlstra * { u32 pid, tid; } && PERF_SAMPLE_TID 845a5cdd40cSPeter Zijlstra * { u64 time; } && PERF_SAMPLE_TIME 846a5cdd40cSPeter Zijlstra * { u64 id; } && PERF_SAMPLE_ID 847a5cdd40cSPeter Zijlstra * { u64 stream_id;} && PERF_SAMPLE_STREAM_ID 848a5cdd40cSPeter Zijlstra * { u32 cpu, res; } && PERF_SAMPLE_CPU 849ff3d527cSAdrian Hunter * { u64 id; } && PERF_SAMPLE_IDENTIFIER 850a5cdd40cSPeter Zijlstra * } && perf_event_attr::sample_id_all 851ff3d527cSAdrian Hunter * 852ff3d527cSAdrian Hunter * Note that PERF_SAMPLE_IDENTIFIER duplicates PERF_SAMPLE_ID. The 853ff3d527cSAdrian Hunter * advantage of PERF_SAMPLE_IDENTIFIER is that its position is fixed 854ff3d527cSAdrian Hunter * relative to header.size. 855a5cdd40cSPeter Zijlstra */ 856a5cdd40cSPeter Zijlstra 857a5cdd40cSPeter Zijlstra /* 858607ca46eSDavid Howells * The MMAP events record the PROT_EXEC mappings so that we can 859607ca46eSDavid Howells * correlate userspace IPs to code. They have the following structure: 860607ca46eSDavid Howells * 861607ca46eSDavid Howells * struct { 862607ca46eSDavid Howells * struct perf_event_header header; 863607ca46eSDavid Howells * 864607ca46eSDavid Howells * u32 pid, tid; 865607ca46eSDavid Howells * u64 addr; 866607ca46eSDavid Howells * u64 len; 867607ca46eSDavid Howells * u64 pgoff; 868607ca46eSDavid Howells * char filename[]; 869c5ecceefSPeter Zijlstra * struct sample_id sample_id; 870607ca46eSDavid Howells * }; 871607ca46eSDavid Howells */ 872607ca46eSDavid Howells PERF_RECORD_MMAP = 1, 873607ca46eSDavid Howells 874607ca46eSDavid Howells /* 875607ca46eSDavid Howells * struct { 876607ca46eSDavid Howells * struct perf_event_header header; 877607ca46eSDavid Howells * u64 id; 878607ca46eSDavid Howells * u64 lost; 879a5cdd40cSPeter Zijlstra * struct sample_id sample_id; 880607ca46eSDavid Howells * }; 881607ca46eSDavid Howells */ 882607ca46eSDavid Howells PERF_RECORD_LOST = 2, 883607ca46eSDavid Howells 884607ca46eSDavid Howells /* 885607ca46eSDavid Howells * struct { 886607ca46eSDavid Howells * struct perf_event_header header; 887607ca46eSDavid Howells * 888607ca46eSDavid Howells * u32 pid, tid; 889607ca46eSDavid Howells * char comm[]; 890a5cdd40cSPeter Zijlstra * struct sample_id sample_id; 891607ca46eSDavid Howells * }; 892607ca46eSDavid Howells */ 893607ca46eSDavid Howells PERF_RECORD_COMM = 3, 894607ca46eSDavid Howells 895607ca46eSDavid Howells /* 896607ca46eSDavid Howells * struct { 897607ca46eSDavid Howells * struct perf_event_header header; 898607ca46eSDavid Howells * u32 pid, ppid; 899607ca46eSDavid Howells * u32 tid, ptid; 900607ca46eSDavid Howells * u64 time; 901a5cdd40cSPeter Zijlstra * struct sample_id sample_id; 902607ca46eSDavid Howells * }; 903607ca46eSDavid Howells */ 904607ca46eSDavid Howells PERF_RECORD_EXIT = 4, 905607ca46eSDavid Howells 906607ca46eSDavid Howells /* 907607ca46eSDavid Howells * struct { 908607ca46eSDavid Howells * struct perf_event_header header; 909607ca46eSDavid Howells * u64 time; 910607ca46eSDavid Howells * u64 id; 911607ca46eSDavid Howells * u64 stream_id; 912a5cdd40cSPeter Zijlstra * struct sample_id sample_id; 913607ca46eSDavid Howells * }; 914607ca46eSDavid Howells */ 915607ca46eSDavid Howells PERF_RECORD_THROTTLE = 5, 916607ca46eSDavid Howells PERF_RECORD_UNTHROTTLE = 6, 917607ca46eSDavid Howells 918607ca46eSDavid Howells /* 919607ca46eSDavid Howells * struct { 920607ca46eSDavid Howells * struct perf_event_header header; 921607ca46eSDavid Howells * u32 pid, ppid; 922607ca46eSDavid Howells * u32 tid, ptid; 923607ca46eSDavid Howells * u64 time; 924a5cdd40cSPeter Zijlstra * struct sample_id sample_id; 925607ca46eSDavid Howells * }; 926607ca46eSDavid Howells */ 927607ca46eSDavid Howells PERF_RECORD_FORK = 7, 928607ca46eSDavid Howells 929607ca46eSDavid Howells /* 930607ca46eSDavid Howells * struct { 931607ca46eSDavid Howells * struct perf_event_header header; 932607ca46eSDavid Howells * u32 pid, tid; 933607ca46eSDavid Howells * 934607ca46eSDavid Howells * struct read_format values; 935a5cdd40cSPeter Zijlstra * struct sample_id sample_id; 936607ca46eSDavid Howells * }; 937607ca46eSDavid Howells */ 938607ca46eSDavid Howells PERF_RECORD_READ = 8, 939607ca46eSDavid Howells 940607ca46eSDavid Howells /* 941607ca46eSDavid Howells * struct { 942607ca46eSDavid Howells * struct perf_event_header header; 943607ca46eSDavid Howells * 944ff3d527cSAdrian Hunter * # 945ff3d527cSAdrian Hunter * # Note that PERF_SAMPLE_IDENTIFIER duplicates PERF_SAMPLE_ID. 946ff3d527cSAdrian Hunter * # The advantage of PERF_SAMPLE_IDENTIFIER is that its position 947ff3d527cSAdrian Hunter * # is fixed relative to header. 948ff3d527cSAdrian Hunter * # 949ff3d527cSAdrian Hunter * 950ff3d527cSAdrian Hunter * { u64 id; } && PERF_SAMPLE_IDENTIFIER 951607ca46eSDavid Howells * { u64 ip; } && PERF_SAMPLE_IP 952607ca46eSDavid Howells * { u32 pid, tid; } && PERF_SAMPLE_TID 953607ca46eSDavid Howells * { u64 time; } && PERF_SAMPLE_TIME 954607ca46eSDavid Howells * { u64 addr; } && PERF_SAMPLE_ADDR 955607ca46eSDavid Howells * { u64 id; } && PERF_SAMPLE_ID 956607ca46eSDavid Howells * { u64 stream_id;} && PERF_SAMPLE_STREAM_ID 957607ca46eSDavid Howells * { u32 cpu, res; } && PERF_SAMPLE_CPU 958607ca46eSDavid Howells * { u64 period; } && PERF_SAMPLE_PERIOD 959607ca46eSDavid Howells * 960607ca46eSDavid Howells * { struct read_format values; } && PERF_SAMPLE_READ 961607ca46eSDavid Howells * 962607ca46eSDavid Howells * { u64 nr, 963607ca46eSDavid Howells * u64 ips[nr]; } && PERF_SAMPLE_CALLCHAIN 964607ca46eSDavid Howells * 965607ca46eSDavid Howells * # 966607ca46eSDavid Howells * # The RAW record below is opaque data wrt the ABI 967607ca46eSDavid Howells * # 968607ca46eSDavid Howells * # That is, the ABI doesn't make any promises wrt to 969607ca46eSDavid Howells * # the stability of its content, it may vary depending 970607ca46eSDavid Howells * # on event, hardware, kernel version and phase of 971607ca46eSDavid Howells * # the moon. 972607ca46eSDavid Howells * # 973607ca46eSDavid Howells * # In other words, PERF_SAMPLE_RAW contents are not an ABI. 974607ca46eSDavid Howells * # 975607ca46eSDavid Howells * 976607ca46eSDavid Howells * { u32 size; 977607ca46eSDavid Howells * char data[size];}&& PERF_SAMPLE_RAW 978607ca46eSDavid Howells * 979b878e7fbSVince Weaver * { u64 nr; 980bbfd5e4fSKan Liang * { u64 hw_idx; } && PERF_SAMPLE_BRANCH_HW_INDEX 981bbfd5e4fSKan Liang * { u64 from, to, flags } lbr[nr]; 982bbfd5e4fSKan Liang * } && PERF_SAMPLE_BRANCH_STACK 983607ca46eSDavid Howells * 984607ca46eSDavid Howells * { u64 abi; # enum perf_sample_regs_abi 985607ca46eSDavid Howells * u64 regs[weight(mask)]; } && PERF_SAMPLE_REGS_USER 986607ca46eSDavid Howells * 987607ca46eSDavid Howells * { u64 size; 988607ca46eSDavid Howells * char data[size]; 989607ca46eSDavid Howells * u64 dyn_size; } && PERF_SAMPLE_STACK_USER 990c3feedf2SAndi Kleen * 9912a6c6b7dSKan Liang * { union perf_sample_weight 9922a6c6b7dSKan Liang * { 9932a6c6b7dSKan Liang * u64 full; && PERF_SAMPLE_WEIGHT 9942a6c6b7dSKan Liang * #if defined(__LITTLE_ENDIAN_BITFIELD) 9952a6c6b7dSKan Liang * struct { 9962a6c6b7dSKan Liang * u32 var1_dw; 9972a6c6b7dSKan Liang * u16 var2_w; 9982a6c6b7dSKan Liang * u16 var3_w; 9992a6c6b7dSKan Liang * } && PERF_SAMPLE_WEIGHT_STRUCT 10002a6c6b7dSKan Liang * #elif defined(__BIG_ENDIAN_BITFIELD) 10012a6c6b7dSKan Liang * struct { 10022a6c6b7dSKan Liang * u16 var3_w; 10032a6c6b7dSKan Liang * u16 var2_w; 10042a6c6b7dSKan Liang * u32 var1_dw; 10052a6c6b7dSKan Liang * } && PERF_SAMPLE_WEIGHT_STRUCT 10062a6c6b7dSKan Liang * #endif 10072a6c6b7dSKan Liang * } 10082a6c6b7dSKan Liang * } 1009d6be9ad6SStephane Eranian * { u64 data_src; } && PERF_SAMPLE_DATA_SRC 1010189b84fbSVince Weaver * { u64 transaction; } && PERF_SAMPLE_TRANSACTION 101160e2364eSStephane Eranian * { u64 abi; # enum perf_sample_regs_abi 101260e2364eSStephane Eranian * u64 regs[weight(mask)]; } && PERF_SAMPLE_REGS_INTR 1013fc7ce9c7SKan Liang * { u64 phys_addr;} && PERF_SAMPLE_PHYS_ADDR 1014a4faf00dSAlexander Shishkin * { u64 size; 1015a4faf00dSAlexander Shishkin * char data[size]; } && PERF_SAMPLE_AUX 10168d97e718SKan Liang * { u64 data_page_size;} && PERF_SAMPLE_DATA_PAGE_SIZE 1017995f088eSStephane Eranian * { u64 code_page_size;} && PERF_SAMPLE_CODE_PAGE_SIZE 1018607ca46eSDavid Howells * }; 1019607ca46eSDavid Howells */ 1020607ca46eSDavid Howells PERF_RECORD_SAMPLE = 9, 1021607ca46eSDavid Howells 102213d7a241SStephane Eranian /* 102313d7a241SStephane Eranian * The MMAP2 records are an augmented version of MMAP, they add 102413d7a241SStephane Eranian * maj, min, ino numbers to be used to uniquely identify each mapping 102513d7a241SStephane Eranian * 102613d7a241SStephane Eranian * struct { 102713d7a241SStephane Eranian * struct perf_event_header header; 102813d7a241SStephane Eranian * 102913d7a241SStephane Eranian * u32 pid, tid; 103013d7a241SStephane Eranian * u64 addr; 103113d7a241SStephane Eranian * u64 len; 103213d7a241SStephane Eranian * u64 pgoff; 103388a16a13SJiri Olsa * union { 103488a16a13SJiri Olsa * struct { 103513d7a241SStephane Eranian * u32 maj; 103613d7a241SStephane Eranian * u32 min; 103713d7a241SStephane Eranian * u64 ino; 103813d7a241SStephane Eranian * u64 ino_generation; 103988a16a13SJiri Olsa * }; 104088a16a13SJiri Olsa * struct { 104188a16a13SJiri Olsa * u8 build_id_size; 104288a16a13SJiri Olsa * u8 __reserved_1; 104388a16a13SJiri Olsa * u16 __reserved_2; 104488a16a13SJiri Olsa * u8 build_id[20]; 104588a16a13SJiri Olsa * }; 104688a16a13SJiri Olsa * }; 1047f972eb63SPeter Zijlstra * u32 prot, flags; 104813d7a241SStephane Eranian * char filename[]; 104913d7a241SStephane Eranian * struct sample_id sample_id; 105013d7a241SStephane Eranian * }; 105113d7a241SStephane Eranian */ 105213d7a241SStephane Eranian PERF_RECORD_MMAP2 = 10, 105313d7a241SStephane Eranian 105468db7e98SAlexander Shishkin /* 105568db7e98SAlexander Shishkin * Records that new data landed in the AUX buffer part. 105668db7e98SAlexander Shishkin * 105768db7e98SAlexander Shishkin * struct { 105868db7e98SAlexander Shishkin * struct perf_event_header header; 105968db7e98SAlexander Shishkin * 106068db7e98SAlexander Shishkin * u64 aux_offset; 106168db7e98SAlexander Shishkin * u64 aux_size; 106268db7e98SAlexander Shishkin * u64 flags; 106368db7e98SAlexander Shishkin * struct sample_id sample_id; 106468db7e98SAlexander Shishkin * }; 106568db7e98SAlexander Shishkin */ 106668db7e98SAlexander Shishkin PERF_RECORD_AUX = 11, 106768db7e98SAlexander Shishkin 1068ec0d7729SAlexander Shishkin /* 1069ec0d7729SAlexander Shishkin * Indicates that instruction trace has started 1070ec0d7729SAlexander Shishkin * 1071ec0d7729SAlexander Shishkin * struct { 1072ec0d7729SAlexander Shishkin * struct perf_event_header header; 1073ec0d7729SAlexander Shishkin * u32 pid; 1074ec0d7729SAlexander Shishkin * u32 tid; 107581df978cSJiri Olsa * struct sample_id sample_id; 1076ec0d7729SAlexander Shishkin * }; 1077ec0d7729SAlexander Shishkin */ 1078ec0d7729SAlexander Shishkin PERF_RECORD_ITRACE_START = 12, 1079ec0d7729SAlexander Shishkin 1080f38b0dbbSKan Liang /* 1081f38b0dbbSKan Liang * Records the dropped/lost sample number. 1082f38b0dbbSKan Liang * 1083f38b0dbbSKan Liang * struct { 1084f38b0dbbSKan Liang * struct perf_event_header header; 1085f38b0dbbSKan Liang * 1086f38b0dbbSKan Liang * u64 lost; 1087f38b0dbbSKan Liang * struct sample_id sample_id; 1088f38b0dbbSKan Liang * }; 1089f38b0dbbSKan Liang */ 1090f38b0dbbSKan Liang PERF_RECORD_LOST_SAMPLES = 13, 1091f38b0dbbSKan Liang 109245ac1403SAdrian Hunter /* 109345ac1403SAdrian Hunter * Records a context switch in or out (flagged by 109445ac1403SAdrian Hunter * PERF_RECORD_MISC_SWITCH_OUT). See also 109545ac1403SAdrian Hunter * PERF_RECORD_SWITCH_CPU_WIDE. 109645ac1403SAdrian Hunter * 109745ac1403SAdrian Hunter * struct { 109845ac1403SAdrian Hunter * struct perf_event_header header; 109945ac1403SAdrian Hunter * struct sample_id sample_id; 110045ac1403SAdrian Hunter * }; 110145ac1403SAdrian Hunter */ 110245ac1403SAdrian Hunter PERF_RECORD_SWITCH = 14, 110345ac1403SAdrian Hunter 110445ac1403SAdrian Hunter /* 110545ac1403SAdrian Hunter * CPU-wide version of PERF_RECORD_SWITCH with next_prev_pid and 110645ac1403SAdrian Hunter * next_prev_tid that are the next (switching out) or previous 110745ac1403SAdrian Hunter * (switching in) pid/tid. 110845ac1403SAdrian Hunter * 110945ac1403SAdrian Hunter * struct { 111045ac1403SAdrian Hunter * struct perf_event_header header; 111145ac1403SAdrian Hunter * u32 next_prev_pid; 111245ac1403SAdrian Hunter * u32 next_prev_tid; 111345ac1403SAdrian Hunter * struct sample_id sample_id; 111445ac1403SAdrian Hunter * }; 111545ac1403SAdrian Hunter */ 111645ac1403SAdrian Hunter PERF_RECORD_SWITCH_CPU_WIDE = 15, 111745ac1403SAdrian Hunter 1118e4222673SHari Bathini /* 1119e4222673SHari Bathini * struct { 1120e4222673SHari Bathini * struct perf_event_header header; 1121e4222673SHari Bathini * u32 pid; 1122e4222673SHari Bathini * u32 tid; 1123e4222673SHari Bathini * u64 nr_namespaces; 1124e4222673SHari Bathini * { u64 dev, inode; } [nr_namespaces]; 1125e4222673SHari Bathini * struct sample_id sample_id; 1126e4222673SHari Bathini * }; 1127e4222673SHari Bathini */ 1128e4222673SHari Bathini PERF_RECORD_NAMESPACES = 16, 1129e4222673SHari Bathini 113076193a94SSong Liu /* 113176193a94SSong Liu * Record ksymbol register/unregister events: 113276193a94SSong Liu * 113376193a94SSong Liu * struct { 113476193a94SSong Liu * struct perf_event_header header; 113576193a94SSong Liu * u64 addr; 113676193a94SSong Liu * u32 len; 113776193a94SSong Liu * u16 ksym_type; 113876193a94SSong Liu * u16 flags; 113976193a94SSong Liu * char name[]; 114076193a94SSong Liu * struct sample_id sample_id; 114176193a94SSong Liu * }; 114276193a94SSong Liu */ 114376193a94SSong Liu PERF_RECORD_KSYMBOL = 17, 114476193a94SSong Liu 11456ee52e2aSSong Liu /* 11466ee52e2aSSong Liu * Record bpf events: 11476ee52e2aSSong Liu * enum perf_bpf_event_type { 11486ee52e2aSSong Liu * PERF_BPF_EVENT_UNKNOWN = 0, 11496ee52e2aSSong Liu * PERF_BPF_EVENT_PROG_LOAD = 1, 11506ee52e2aSSong Liu * PERF_BPF_EVENT_PROG_UNLOAD = 2, 11516ee52e2aSSong Liu * }; 11526ee52e2aSSong Liu * 11536ee52e2aSSong Liu * struct { 11546ee52e2aSSong Liu * struct perf_event_header header; 11556ee52e2aSSong Liu * u16 type; 11566ee52e2aSSong Liu * u16 flags; 11576ee52e2aSSong Liu * u32 id; 11586ee52e2aSSong Liu * u8 tag[BPF_TAG_SIZE]; 11596ee52e2aSSong Liu * struct sample_id sample_id; 11606ee52e2aSSong Liu * }; 11616ee52e2aSSong Liu */ 11626ee52e2aSSong Liu PERF_RECORD_BPF_EVENT = 18, 11636ee52e2aSSong Liu 116496aaab68SNamhyung Kim /* 116596aaab68SNamhyung Kim * struct { 116696aaab68SNamhyung Kim * struct perf_event_header header; 116796aaab68SNamhyung Kim * u64 id; 116896aaab68SNamhyung Kim * char path[]; 116996aaab68SNamhyung Kim * struct sample_id sample_id; 117096aaab68SNamhyung Kim * }; 117196aaab68SNamhyung Kim */ 117296aaab68SNamhyung Kim PERF_RECORD_CGROUP = 19, 117396aaab68SNamhyung Kim 1174e17d43b9SAdrian Hunter /* 1175e17d43b9SAdrian Hunter * Records changes to kernel text i.e. self-modified code. 'old_len' is 1176e17d43b9SAdrian Hunter * the number of old bytes, 'new_len' is the number of new bytes. Either 1177e17d43b9SAdrian Hunter * 'old_len' or 'new_len' may be zero to indicate, for example, the 1178e17d43b9SAdrian Hunter * addition or removal of a trampoline. 'bytes' contains the old bytes 1179e17d43b9SAdrian Hunter * followed immediately by the new bytes. 1180e17d43b9SAdrian Hunter * 1181e17d43b9SAdrian Hunter * struct { 1182e17d43b9SAdrian Hunter * struct perf_event_header header; 1183e17d43b9SAdrian Hunter * u64 addr; 1184e17d43b9SAdrian Hunter * u16 old_len; 1185e17d43b9SAdrian Hunter * u16 new_len; 1186e17d43b9SAdrian Hunter * u8 bytes[]; 1187e17d43b9SAdrian Hunter * struct sample_id sample_id; 1188e17d43b9SAdrian Hunter * }; 1189e17d43b9SAdrian Hunter */ 1190e17d43b9SAdrian Hunter PERF_RECORD_TEXT_POKE = 20, 1191e17d43b9SAdrian Hunter 11928b8ff8ccSAdrian Hunter /* 11938b8ff8ccSAdrian Hunter * Data written to the AUX area by hardware due to aux_output, may need 11948b8ff8ccSAdrian Hunter * to be matched to the event by an architecture-specific hardware ID. 11958b8ff8ccSAdrian Hunter * This records the hardware ID, but requires sample_id to provide the 11968b8ff8ccSAdrian Hunter * event ID. e.g. Intel PT uses this record to disambiguate PEBS-via-PT 11978b8ff8ccSAdrian Hunter * records from multiple events. 11988b8ff8ccSAdrian Hunter * 11998b8ff8ccSAdrian Hunter * struct { 12008b8ff8ccSAdrian Hunter * struct perf_event_header header; 12018b8ff8ccSAdrian Hunter * u64 hw_id; 12028b8ff8ccSAdrian Hunter * struct sample_id sample_id; 12038b8ff8ccSAdrian Hunter * }; 12048b8ff8ccSAdrian Hunter */ 12058b8ff8ccSAdrian Hunter PERF_RECORD_AUX_OUTPUT_HW_ID = 21, 12068b8ff8ccSAdrian Hunter 1207607ca46eSDavid Howells PERF_RECORD_MAX, /* non-ABI */ 1208607ca46eSDavid Howells }; 1209607ca46eSDavid Howells 121076193a94SSong Liu enum perf_record_ksymbol_type { 121176193a94SSong Liu PERF_RECORD_KSYMBOL_TYPE_UNKNOWN = 0, 121276193a94SSong Liu PERF_RECORD_KSYMBOL_TYPE_BPF = 1, 121369e49088SAdrian Hunter /* 121469e49088SAdrian Hunter * Out of line code such as kprobe-replaced instructions or optimized 1215dd9ddf46SAdrian Hunter * kprobes or ftrace trampolines. 121669e49088SAdrian Hunter */ 121769e49088SAdrian Hunter PERF_RECORD_KSYMBOL_TYPE_OOL = 2, 121876193a94SSong Liu PERF_RECORD_KSYMBOL_TYPE_MAX /* non-ABI */ 121976193a94SSong Liu }; 122076193a94SSong Liu 122176193a94SSong Liu #define PERF_RECORD_KSYMBOL_FLAGS_UNREGISTER (1 << 0) 122276193a94SSong Liu 12236ee52e2aSSong Liu enum perf_bpf_event_type { 12246ee52e2aSSong Liu PERF_BPF_EVENT_UNKNOWN = 0, 12256ee52e2aSSong Liu PERF_BPF_EVENT_PROG_LOAD = 1, 12266ee52e2aSSong Liu PERF_BPF_EVENT_PROG_UNLOAD = 2, 12276ee52e2aSSong Liu PERF_BPF_EVENT_MAX, /* non-ABI */ 12286ee52e2aSSong Liu }; 12296ee52e2aSSong Liu 1230607ca46eSDavid Howells #define PERF_MAX_STACK_DEPTH 127 1231c85b0334SArnaldo Carvalho de Melo #define PERF_MAX_CONTEXTS_PER_STACK 8 1232607ca46eSDavid Howells 1233607ca46eSDavid Howells enum perf_callchain_context { 1234607ca46eSDavid Howells PERF_CONTEXT_HV = (__u64)-32, 1235607ca46eSDavid Howells PERF_CONTEXT_KERNEL = (__u64)-128, 1236607ca46eSDavid Howells PERF_CONTEXT_USER = (__u64)-512, 1237607ca46eSDavid Howells 1238607ca46eSDavid Howells PERF_CONTEXT_GUEST = (__u64)-2048, 1239607ca46eSDavid Howells PERF_CONTEXT_GUEST_KERNEL = (__u64)-2176, 1240607ca46eSDavid Howells PERF_CONTEXT_GUEST_USER = (__u64)-2560, 1241607ca46eSDavid Howells 1242607ca46eSDavid Howells PERF_CONTEXT_MAX = (__u64)-4095, 1243607ca46eSDavid Howells }; 1244607ca46eSDavid Howells 124568db7e98SAlexander Shishkin /** 124668db7e98SAlexander Shishkin * PERF_RECORD_AUX::flags bits 124768db7e98SAlexander Shishkin */ 124868db7e98SAlexander Shishkin #define PERF_AUX_FLAG_TRUNCATED 0x01 /* record was truncated to fit */ 12492023a0d2SAlexander Shishkin #define PERF_AUX_FLAG_OVERWRITE 0x02 /* snapshot from overwrite mode */ 1250ae0c2d99SAlexander Shishkin #define PERF_AUX_FLAG_PARTIAL 0x04 /* record contains gaps */ 1251085b3062SWill Deacon #define PERF_AUX_FLAG_COLLISION 0x08 /* sample collided with another */ 1252547b6098SSuzuki K Poulose #define PERF_AUX_FLAG_PMU_FORMAT_TYPE_MASK 0xff00 /* PMU specific trace format type */ 125368db7e98SAlexander Shishkin 12547dde5176SSuzuki K Poulose /* CoreSight PMU AUX buffer formats */ 12557dde5176SSuzuki K Poulose #define PERF_AUX_FLAG_CORESIGHT_FORMAT_CORESIGHT 0x0000 /* Default for backward compatibility */ 12567dde5176SSuzuki K Poulose #define PERF_AUX_FLAG_CORESIGHT_FORMAT_RAW 0x0100 /* Raw format of the source */ 1257d6be9ad6SStephane Eranian 1258d6be9ad6SStephane Eranian #define PERF_FLAG_FD_NO_GROUP (1UL << 0) 1259d6be9ad6SStephane Eranian #define PERF_FLAG_FD_OUTPUT (1UL << 1) 1260d6be9ad6SStephane Eranian #define PERF_FLAG_PID_CGROUP (1UL << 2) /* pid=cgroup id, per-cpu mode only */ 1261d6be9ad6SStephane Eranian #define PERF_FLAG_FD_CLOEXEC (1UL << 3) /* O_CLOEXEC */ 1262d6be9ad6SStephane Eranian 12638c5073dbSSukadev Bhattiprolu #if defined(__LITTLE_ENDIAN_BITFIELD) 1264d6be9ad6SStephane Eranian union perf_mem_data_src { 1265d6be9ad6SStephane Eranian __u64 val; 1266d6be9ad6SStephane Eranian struct { 1267d6be9ad6SStephane Eranian __u64 mem_op:5, /* type of opcode */ 1268d6be9ad6SStephane Eranian mem_lvl:14, /* memory hierarchy level */ 1269d6be9ad6SStephane Eranian mem_snoop:5, /* snoop mode */ 1270d6be9ad6SStephane Eranian mem_lock:2, /* lock instr */ 1271d6be9ad6SStephane Eranian mem_dtlb:7, /* tlb access */ 12726ae5fa61SAndi Kleen mem_lvl_num:4, /* memory hierarchy level number */ 12736ae5fa61SAndi Kleen mem_remote:1, /* remote */ 12746ae5fa61SAndi Kleen mem_snoopx:2, /* snoop mode, ext */ 127561b985e3SKan Liang mem_blk:3, /* access blocked */ 1276fec9cc61SKajol Jain mem_hops:3, /* hop level */ 1277fec9cc61SKajol Jain mem_rsvd:18; 1278d6be9ad6SStephane Eranian }; 1279d6be9ad6SStephane Eranian }; 12808c5073dbSSukadev Bhattiprolu #elif defined(__BIG_ENDIAN_BITFIELD) 12818c5073dbSSukadev Bhattiprolu union perf_mem_data_src { 12828c5073dbSSukadev Bhattiprolu __u64 val; 12838c5073dbSSukadev Bhattiprolu struct { 1284fec9cc61SKajol Jain __u64 mem_rsvd:18, 1285fec9cc61SKajol Jain mem_hops:3, /* hop level */ 128661b985e3SKan Liang mem_blk:3, /* access blocked */ 12876ae5fa61SAndi Kleen mem_snoopx:2, /* snoop mode, ext */ 12886ae5fa61SAndi Kleen mem_remote:1, /* remote */ 12896ae5fa61SAndi Kleen mem_lvl_num:4, /* memory hierarchy level number */ 12908c5073dbSSukadev Bhattiprolu mem_dtlb:7, /* tlb access */ 12918c5073dbSSukadev Bhattiprolu mem_lock:2, /* lock instr */ 12928c5073dbSSukadev Bhattiprolu mem_snoop:5, /* snoop mode */ 12938c5073dbSSukadev Bhattiprolu mem_lvl:14, /* memory hierarchy level */ 12948c5073dbSSukadev Bhattiprolu mem_op:5; /* type of opcode */ 12958c5073dbSSukadev Bhattiprolu }; 12968c5073dbSSukadev Bhattiprolu }; 12978c5073dbSSukadev Bhattiprolu #else 12988c5073dbSSukadev Bhattiprolu #error "Unknown endianness" 12998c5073dbSSukadev Bhattiprolu #endif 1300d6be9ad6SStephane Eranian 1301d6be9ad6SStephane Eranian /* type of opcode (load/store/prefetch,code) */ 1302d6be9ad6SStephane Eranian #define PERF_MEM_OP_NA 0x01 /* not available */ 1303d6be9ad6SStephane Eranian #define PERF_MEM_OP_LOAD 0x02 /* load instruction */ 1304d6be9ad6SStephane Eranian #define PERF_MEM_OP_STORE 0x04 /* store instruction */ 1305d6be9ad6SStephane Eranian #define PERF_MEM_OP_PFETCH 0x08 /* prefetch */ 1306d6be9ad6SStephane Eranian #define PERF_MEM_OP_EXEC 0x10 /* code (execution) */ 1307d6be9ad6SStephane Eranian #define PERF_MEM_OP_SHIFT 0 1308d6be9ad6SStephane Eranian 1309f4c6217fSKajol Jain /* 1310f4c6217fSKajol Jain * PERF_MEM_LVL_* namespace being depricated to some extent in the 1311f4c6217fSKajol Jain * favour of newer composite PERF_MEM_{LVLNUM_,REMOTE_,SNOOPX_} fields. 1312f4c6217fSKajol Jain * Supporting this namespace inorder to not break defined ABIs. 1313f4c6217fSKajol Jain * 1314f4c6217fSKajol Jain * memory hierarchy (memory level, hit or miss) 1315f4c6217fSKajol Jain */ 1316d6be9ad6SStephane Eranian #define PERF_MEM_LVL_NA 0x01 /* not available */ 1317d6be9ad6SStephane Eranian #define PERF_MEM_LVL_HIT 0x02 /* hit level */ 1318d6be9ad6SStephane Eranian #define PERF_MEM_LVL_MISS 0x04 /* miss level */ 1319d6be9ad6SStephane Eranian #define PERF_MEM_LVL_L1 0x08 /* L1 */ 1320d6be9ad6SStephane Eranian #define PERF_MEM_LVL_LFB 0x10 /* Line Fill Buffer */ 1321cc2f5a8aSStephane Eranian #define PERF_MEM_LVL_L2 0x20 /* L2 */ 1322cc2f5a8aSStephane Eranian #define PERF_MEM_LVL_L3 0x40 /* L3 */ 1323d6be9ad6SStephane Eranian #define PERF_MEM_LVL_LOC_RAM 0x80 /* Local DRAM */ 1324d6be9ad6SStephane Eranian #define PERF_MEM_LVL_REM_RAM1 0x100 /* Remote DRAM (1 hop) */ 1325d6be9ad6SStephane Eranian #define PERF_MEM_LVL_REM_RAM2 0x200 /* Remote DRAM (2 hops) */ 1326d6be9ad6SStephane Eranian #define PERF_MEM_LVL_REM_CCE1 0x400 /* Remote Cache (1 hop) */ 1327d6be9ad6SStephane Eranian #define PERF_MEM_LVL_REM_CCE2 0x800 /* Remote Cache (2 hops) */ 1328d6be9ad6SStephane Eranian #define PERF_MEM_LVL_IO 0x1000 /* I/O memory */ 1329d6be9ad6SStephane Eranian #define PERF_MEM_LVL_UNC 0x2000 /* Uncached memory */ 1330d6be9ad6SStephane Eranian #define PERF_MEM_LVL_SHIFT 5 1331d6be9ad6SStephane Eranian 13326ae5fa61SAndi Kleen #define PERF_MEM_REMOTE_REMOTE 0x01 /* Remote */ 13336ae5fa61SAndi Kleen #define PERF_MEM_REMOTE_SHIFT 37 13346ae5fa61SAndi Kleen 13356ae5fa61SAndi Kleen #define PERF_MEM_LVLNUM_L1 0x01 /* L1 */ 13366ae5fa61SAndi Kleen #define PERF_MEM_LVLNUM_L2 0x02 /* L2 */ 13376ae5fa61SAndi Kleen #define PERF_MEM_LVLNUM_L3 0x03 /* L3 */ 13386ae5fa61SAndi Kleen #define PERF_MEM_LVLNUM_L4 0x04 /* L4 */ 1339ee3e88dfSRavi Bangoria /* 5-0x8 available */ 1340*cb6c18b5SRavi Bangoria #define PERF_MEM_LVLNUM_CXL 0x09 /* CXL */ 1341ee3e88dfSRavi Bangoria #define PERF_MEM_LVLNUM_IO 0x0a /* I/O */ 13426ae5fa61SAndi Kleen #define PERF_MEM_LVLNUM_ANY_CACHE 0x0b /* Any cache */ 13436ae5fa61SAndi Kleen #define PERF_MEM_LVLNUM_LFB 0x0c /* LFB */ 13446ae5fa61SAndi Kleen #define PERF_MEM_LVLNUM_RAM 0x0d /* RAM */ 13456ae5fa61SAndi Kleen #define PERF_MEM_LVLNUM_PMEM 0x0e /* PMEM */ 13466ae5fa61SAndi Kleen #define PERF_MEM_LVLNUM_NA 0x0f /* N/A */ 13476ae5fa61SAndi Kleen 13486ae5fa61SAndi Kleen #define PERF_MEM_LVLNUM_SHIFT 33 13496ae5fa61SAndi Kleen 1350d6be9ad6SStephane Eranian /* snoop mode */ 1351d6be9ad6SStephane Eranian #define PERF_MEM_SNOOP_NA 0x01 /* not available */ 1352d6be9ad6SStephane Eranian #define PERF_MEM_SNOOP_NONE 0x02 /* no snoop */ 1353d6be9ad6SStephane Eranian #define PERF_MEM_SNOOP_HIT 0x04 /* snoop hit */ 1354d6be9ad6SStephane Eranian #define PERF_MEM_SNOOP_MISS 0x08 /* snoop miss */ 1355d6be9ad6SStephane Eranian #define PERF_MEM_SNOOP_HITM 0x10 /* snoop hit modified */ 1356d6be9ad6SStephane Eranian #define PERF_MEM_SNOOP_SHIFT 19 1357d6be9ad6SStephane Eranian 13586ae5fa61SAndi Kleen #define PERF_MEM_SNOOPX_FWD 0x01 /* forward */ 1359cfef80baSRavi Bangoria #define PERF_MEM_SNOOPX_PEER 0x02 /* xfer from peer */ 1360f3d301c1SAl Grant #define PERF_MEM_SNOOPX_SHIFT 38 13616ae5fa61SAndi Kleen 1362d6be9ad6SStephane Eranian /* locked instruction */ 1363d6be9ad6SStephane Eranian #define PERF_MEM_LOCK_NA 0x01 /* not available */ 1364d6be9ad6SStephane Eranian #define PERF_MEM_LOCK_LOCKED 0x02 /* locked transaction */ 1365d6be9ad6SStephane Eranian #define PERF_MEM_LOCK_SHIFT 24 1366d6be9ad6SStephane Eranian 1367d6be9ad6SStephane Eranian /* TLB access */ 1368d6be9ad6SStephane Eranian #define PERF_MEM_TLB_NA 0x01 /* not available */ 1369d6be9ad6SStephane Eranian #define PERF_MEM_TLB_HIT 0x02 /* hit level */ 1370d6be9ad6SStephane Eranian #define PERF_MEM_TLB_MISS 0x04 /* miss level */ 1371d6be9ad6SStephane Eranian #define PERF_MEM_TLB_L1 0x08 /* L1 */ 1372d6be9ad6SStephane Eranian #define PERF_MEM_TLB_L2 0x10 /* L2 */ 1373d6be9ad6SStephane Eranian #define PERF_MEM_TLB_WK 0x20 /* Hardware Walker*/ 1374d6be9ad6SStephane Eranian #define PERF_MEM_TLB_OS 0x40 /* OS fault handler */ 1375d6be9ad6SStephane Eranian #define PERF_MEM_TLB_SHIFT 26 1376d6be9ad6SStephane Eranian 137761b985e3SKan Liang /* Access blocked */ 137861b985e3SKan Liang #define PERF_MEM_BLK_NA 0x01 /* not available */ 137961b985e3SKan Liang #define PERF_MEM_BLK_DATA 0x02 /* data could not be forwarded */ 138061b985e3SKan Liang #define PERF_MEM_BLK_ADDR 0x04 /* address conflict */ 138161b985e3SKan Liang #define PERF_MEM_BLK_SHIFT 40 138261b985e3SKan Liang 1383fec9cc61SKajol Jain /* hop level */ 1384fec9cc61SKajol Jain #define PERF_MEM_HOPS_0 0x01 /* remote core, same node */ 1385cb1c4abaSKajol Jain #define PERF_MEM_HOPS_1 0x02 /* remote node, same socket */ 1386cb1c4abaSKajol Jain #define PERF_MEM_HOPS_2 0x03 /* remote socket, same board */ 1387cb1c4abaSKajol Jain #define PERF_MEM_HOPS_3 0x04 /* remote board */ 1388cb1c4abaSKajol Jain /* 5-7 available */ 1389fec9cc61SKajol Jain #define PERF_MEM_HOPS_SHIFT 43 1390fec9cc61SKajol Jain 1391d6be9ad6SStephane Eranian #define PERF_MEM_S(a, s) \ 13920d9dfc23SMike Frysinger (((__u64)PERF_MEM_##a##_##s) << PERF_MEM_##a##_SHIFT) 1393d6be9ad6SStephane Eranian 1394274481deSVince Weaver /* 1395274481deSVince Weaver * single taken branch record layout: 1396274481deSVince Weaver * 1397274481deSVince Weaver * from: source instruction (may not always be a branch insn) 1398274481deSVince Weaver * to: branch target 1399274481deSVince Weaver * mispred: branch target was mispredicted 1400274481deSVince Weaver * predicted: branch target was predicted 1401274481deSVince Weaver * 1402274481deSVince Weaver * support for mispred, predicted is optional. In case it 1403274481deSVince Weaver * is not supported mispred = predicted = 0. 1404274481deSVince Weaver * 1405274481deSVince Weaver * in_tx: running in a hardware transaction 1406274481deSVince Weaver * abort: aborting a hardware transaction 140771ef3c6bSAndi Kleen * cycles: cycles from last branch (or 0 if not supported) 1408eb0baf8aSJin Yao * type: branch type 140993315e46SSandipan Das * spec: branch speculation info (or 0 if not supported) 1410274481deSVince Weaver */ 1411274481deSVince Weaver struct perf_branch_entry { 1412274481deSVince Weaver __u64 from; 1413274481deSVince Weaver __u64 to; 1414274481deSVince Weaver __u64 mispred:1, /* target mispredicted */ 1415274481deSVince Weaver predicted:1,/* target predicted */ 1416274481deSVince Weaver in_tx:1, /* in transaction */ 1417274481deSVince Weaver abort:1, /* transaction abort */ 141871ef3c6bSAndi Kleen cycles:16, /* cycle count to last branch */ 1419eb0baf8aSJin Yao type:4, /* branch type */ 142093315e46SSandipan Das spec:2, /* branch speculation info */ 1421b190bc4aSAnshuman Khandual new_type:4, /* additional branch type */ 14225402d25aSAnshuman Khandual priv:3, /* privilege level */ 14235402d25aSAnshuman Khandual reserved:31; 1424274481deSVince Weaver }; 1425274481deSVince Weaver 14262a6c6b7dSKan Liang union perf_sample_weight { 14272a6c6b7dSKan Liang __u64 full; 14282a6c6b7dSKan Liang #if defined(__LITTLE_ENDIAN_BITFIELD) 14292a6c6b7dSKan Liang struct { 14302a6c6b7dSKan Liang __u32 var1_dw; 14312a6c6b7dSKan Liang __u16 var2_w; 14322a6c6b7dSKan Liang __u16 var3_w; 14332a6c6b7dSKan Liang }; 14342a6c6b7dSKan Liang #elif defined(__BIG_ENDIAN_BITFIELD) 14352a6c6b7dSKan Liang struct { 14362a6c6b7dSKan Liang __u16 var3_w; 14372a6c6b7dSKan Liang __u16 var2_w; 14382a6c6b7dSKan Liang __u32 var1_dw; 14392a6c6b7dSKan Liang }; 14402a6c6b7dSKan Liang #else 14412a6c6b7dSKan Liang #error "Unknown endianness" 14422a6c6b7dSKan Liang #endif 14432a6c6b7dSKan Liang }; 14442a6c6b7dSKan Liang 1445607ca46eSDavid Howells #endif /* _UAPI_LINUX_PERF_EVENT_H */ 1446