xref: /linux/include/dt-bindings/clock/qcom,sm8550-gpucc.h (revision cdd5b5a9761fd66d17586e4f4ba6588c70e640ea)

/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
 * Copyright (c) 2023, Qualcomm Innovation Center, Inc. All rights reserved.
 */

#ifndef _DT_BINDINGS_CLK_QCOM_GPU_CC_SM8550_H
#define _DT_BINDINGS_CLK_QCOM_GPU_CC_SM8550_H

/* GPU_CC clocks */
#define GPU_CC_AHB_CLK						0
#define GPU_CC_CRC_AHB_CLK					1
#define GPU_CC_CX_FF_CLK					2
#define GPU_CC_CX_GMU_CLK					3
#define GPU_CC_CXO_AON_CLK					4
#define GPU_CC_CXO_CLK						5
#define GPU_CC_DEMET_CLK					6
#define GPU_CC_DEMET_DIV_CLK_SRC				7
#define GPU_CC_FF_CLK_SRC					8
#define GPU_CC_FREQ_MEASURE_CLK					9
#define GPU_CC_GMU_CLK_SRC					10
#define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK				11
#define GPU_CC_HUB_AON_CLK					12
#define GPU_CC_HUB_CLK_SRC					13
#define GPU_CC_HUB_CX_INT_CLK					14
#define GPU_CC_MEMNOC_GFX_CLK					15
#define GPU_CC_MND1X_0_GFX3D_CLK				16
#define GPU_CC_MND1X_1_GFX3D_CLK				17
#define GPU_CC_PLL0						18
#define GPU_CC_PLL1						19
#define GPU_CC_SLEEP_CLK					20
#define GPU_CC_XO_CLK_SRC					21
#define GPU_CC_XO_DIV_CLK_SRC					22

/* GPU_CC power domains */
#define GPU_CC_CX_GDSC						0
#define GPU_CC_GX_GDSC						1

/* GPU_CC resets */
#define GPUCC_GPU_CC_ACD_BCR					0
#define GPUCC_GPU_CC_CX_BCR					1
#define GPUCC_GPU_CC_FAST_HUB_BCR				2
#define GPUCC_GPU_CC_FF_BCR					3
#define GPUCC_GPU_CC_GFX3D_AON_BCR				4
#define GPUCC_GPU_CC_GMU_BCR					5
#define GPUCC_GPU_CC_GX_BCR					6
#define GPUCC_GPU_CC_XO_BCR					7

#endif