1 // SPDX-License-Identifier: GPL-2.0-only
2 /*
3 * smscufx.c -- Framebuffer driver for SMSC UFX USB controller
4 *
5 * Copyright (C) 2011 Steve Glendinning <steve.glendinning@shawell.net>
6 * Copyright (C) 2009 Roberto De Ioris <roberto@unbit.it>
7 * Copyright (C) 2009 Jaya Kumar <jayakumar.lkml@gmail.com>
8 * Copyright (C) 2009 Bernie Thompson <bernie@plugable.com>
9 *
10 * Based on udlfb, with work from Florian Echtler, Henrik Bjerregaard Pedersen,
11 * and others.
12 *
13 * Works well with Bernie Thompson's X DAMAGE patch to xf86-video-fbdev
14 * available from http://git.plugable.com
15 *
16 * Layout is based on skeletonfb by James Simmons and Geert Uytterhoeven,
17 * usb-skeleton by GregKH.
18 */
19
20 #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
21
22 #include <linux/module.h>
23 #include <linux/kernel.h>
24 #include <linux/init.h>
25 #include <linux/usb.h>
26 #include <linux/uaccess.h>
27 #include <linux/mm.h>
28 #include <linux/fb.h>
29 #include <linux/vmalloc.h>
30 #include <linux/slab.h>
31 #include <linux/delay.h>
32 #include "edid.h"
33
34 #define check_warn(status, fmt, args...) \
35 ({ if (status < 0) pr_warn(fmt, ##args); })
36
37 #define check_warn_return(status, fmt, args...) \
38 ({ if (status < 0) { pr_warn(fmt, ##args); return status; } })
39
40 #define check_warn_goto_error(status, fmt, args...) \
41 ({ if (status < 0) { pr_warn(fmt, ##args); goto error; } })
42
43 #define all_bits_set(x, bits) (((x) & (bits)) == (bits))
44
45 #define USB_VENDOR_REQUEST_WRITE_REGISTER 0xA0
46 #define USB_VENDOR_REQUEST_READ_REGISTER 0xA1
47
48 /*
49 * TODO: Propose standard fb.h ioctl for reporting damage,
50 * using _IOWR() and one of the existing area structs from fb.h
51 * Consider these ioctls deprecated, but they're still used by the
52 * DisplayLink X server as yet - need both to be modified in tandem
53 * when new ioctl(s) are ready.
54 */
55 #define UFX_IOCTL_RETURN_EDID (0xAD)
56 #define UFX_IOCTL_REPORT_DAMAGE (0xAA)
57
58 /* -BULK_SIZE as per usb-skeleton. Can we get full page and avoid overhead? */
59 #define BULK_SIZE (512)
60 #define MAX_TRANSFER (PAGE_SIZE*16 - BULK_SIZE)
61 #define WRITES_IN_FLIGHT (4)
62
63 #define GET_URB_TIMEOUT (HZ)
64 #define FREE_URB_TIMEOUT (HZ*2)
65
66 #define BPP 2
67
68 #define UFX_DEFIO_WRITE_DELAY 5 /* fb_deferred_io.delay in jiffies */
69 #define UFX_DEFIO_WRITE_DISABLE (HZ*60) /* "disable" with long delay */
70
71 struct dloarea {
72 int x, y;
73 int w, h;
74 };
75
76 struct urb_node {
77 struct list_head entry;
78 struct ufx_data *dev;
79 struct delayed_work release_urb_work;
80 struct urb *urb;
81 };
82
83 struct urb_list {
84 struct list_head list;
85 spinlock_t lock;
86 struct semaphore limit_sem;
87 int available;
88 int count;
89 size_t size;
90 };
91
92 struct ufx_data {
93 struct usb_device *udev;
94 struct device *gdev; /* &udev->dev */
95 struct fb_info *info;
96 struct urb_list urbs;
97 struct kref kref;
98 int fb_count;
99 bool virtualized; /* true when physical usb device not present */
100 atomic_t usb_active; /* 0 = update virtual buffer, but no usb traffic */
101 atomic_t lost_pixels; /* 1 = a render op failed. Need screen refresh */
102 u8 *edid; /* null until we read edid from hw or get from sysfs */
103 size_t edid_size;
104 u32 pseudo_palette[256];
105 };
106
107 static struct fb_fix_screeninfo ufx_fix = {
108 .id = "smscufx",
109 .type = FB_TYPE_PACKED_PIXELS,
110 .visual = FB_VISUAL_TRUECOLOR,
111 .xpanstep = 0,
112 .ypanstep = 0,
113 .ywrapstep = 0,
114 .accel = FB_ACCEL_NONE,
115 };
116
117 static const u32 smscufx_info_flags = FBINFO_READS_FAST |
118 FBINFO_VIRTFB | FBINFO_HWACCEL_IMAGEBLIT | FBINFO_HWACCEL_FILLRECT |
119 FBINFO_HWACCEL_COPYAREA | FBINFO_MISC_ALWAYS_SETPAR;
120
121 static const struct usb_device_id id_table[] = {
122 {USB_DEVICE(0x0424, 0x9d00),},
123 {USB_DEVICE(0x0424, 0x9d01),},
124 {},
125 };
126 MODULE_DEVICE_TABLE(usb, id_table);
127
128 /* module options */
129 static bool console; /* Optionally allow fbcon to consume first framebuffer */
130 static bool fb_defio = true; /* Optionally enable fb_defio mmap support */
131
132 /* ufx keeps a list of urbs for efficient bulk transfers */
133 static void ufx_urb_completion(struct urb *urb);
134 static struct urb *ufx_get_urb(struct ufx_data *dev);
135 static int ufx_submit_urb(struct ufx_data *dev, struct urb * urb, size_t len);
136 static int ufx_alloc_urb_list(struct ufx_data *dev, int count, size_t size);
137 static void ufx_free_urb_list(struct ufx_data *dev);
138
139 static DEFINE_MUTEX(disconnect_mutex);
140
141 /* reads a control register */
ufx_reg_read(struct ufx_data * dev,u32 index,u32 * data)142 static int ufx_reg_read(struct ufx_data *dev, u32 index, u32 *data)
143 {
144 u32 *buf = kmalloc(4, GFP_KERNEL);
145 int ret;
146
147 BUG_ON(!dev);
148
149 if (!buf)
150 return -ENOMEM;
151
152 ret = usb_control_msg(dev->udev, usb_rcvctrlpipe(dev->udev, 0),
153 USB_VENDOR_REQUEST_READ_REGISTER,
154 USB_DIR_IN | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
155 00, index, buf, 4, USB_CTRL_GET_TIMEOUT);
156
157 le32_to_cpus(buf);
158 *data = *buf;
159 kfree(buf);
160
161 if (unlikely(ret < 0))
162 pr_warn("Failed to read register index 0x%08x\n", index);
163
164 return ret;
165 }
166
167 /* writes a control register */
ufx_reg_write(struct ufx_data * dev,u32 index,u32 data)168 static int ufx_reg_write(struct ufx_data *dev, u32 index, u32 data)
169 {
170 u32 *buf = kmalloc(4, GFP_KERNEL);
171 int ret;
172
173 BUG_ON(!dev);
174
175 if (!buf)
176 return -ENOMEM;
177
178 *buf = data;
179 cpu_to_le32s(buf);
180
181 ret = usb_control_msg(dev->udev, usb_sndctrlpipe(dev->udev, 0),
182 USB_VENDOR_REQUEST_WRITE_REGISTER,
183 USB_DIR_OUT | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
184 00, index, buf, 4, USB_CTRL_SET_TIMEOUT);
185
186 kfree(buf);
187
188 if (unlikely(ret < 0))
189 pr_warn("Failed to write register index 0x%08x with value "
190 "0x%08x\n", index, data);
191
192 return ret;
193 }
194
ufx_reg_clear_and_set_bits(struct ufx_data * dev,u32 index,u32 bits_to_clear,u32 bits_to_set)195 static int ufx_reg_clear_and_set_bits(struct ufx_data *dev, u32 index,
196 u32 bits_to_clear, u32 bits_to_set)
197 {
198 u32 data;
199 int status = ufx_reg_read(dev, index, &data);
200 check_warn_return(status, "ufx_reg_clear_and_set_bits error reading "
201 "0x%x", index);
202
203 data &= (~bits_to_clear);
204 data |= bits_to_set;
205
206 status = ufx_reg_write(dev, index, data);
207 check_warn_return(status, "ufx_reg_clear_and_set_bits error writing "
208 "0x%x", index);
209
210 return 0;
211 }
212
ufx_reg_set_bits(struct ufx_data * dev,u32 index,u32 bits)213 static int ufx_reg_set_bits(struct ufx_data *dev, u32 index, u32 bits)
214 {
215 return ufx_reg_clear_and_set_bits(dev, index, 0, bits);
216 }
217
ufx_reg_clear_bits(struct ufx_data * dev,u32 index,u32 bits)218 static int ufx_reg_clear_bits(struct ufx_data *dev, u32 index, u32 bits)
219 {
220 return ufx_reg_clear_and_set_bits(dev, index, bits, 0);
221 }
222
ufx_lite_reset(struct ufx_data * dev)223 static int ufx_lite_reset(struct ufx_data *dev)
224 {
225 int status;
226 u32 value;
227
228 status = ufx_reg_write(dev, 0x3008, 0x00000001);
229 check_warn_return(status, "ufx_lite_reset error writing 0x3008");
230
231 status = ufx_reg_read(dev, 0x3008, &value);
232 check_warn_return(status, "ufx_lite_reset error reading 0x3008");
233
234 return (value == 0) ? 0 : -EIO;
235 }
236
237 /* If display is unblanked, then blank it */
ufx_blank(struct ufx_data * dev,bool wait)238 static int ufx_blank(struct ufx_data *dev, bool wait)
239 {
240 u32 dc_ctrl, dc_sts;
241 int i;
242
243 int status = ufx_reg_read(dev, 0x2004, &dc_sts);
244 check_warn_return(status, "ufx_blank error reading 0x2004");
245
246 status = ufx_reg_read(dev, 0x2000, &dc_ctrl);
247 check_warn_return(status, "ufx_blank error reading 0x2000");
248
249 /* return success if display is already blanked */
250 if ((dc_sts & 0x00000100) || (dc_ctrl & 0x00000100))
251 return 0;
252
253 /* request the DC to blank the display */
254 dc_ctrl |= 0x00000100;
255 status = ufx_reg_write(dev, 0x2000, dc_ctrl);
256 check_warn_return(status, "ufx_blank error writing 0x2000");
257
258 /* return success immediately if we don't have to wait */
259 if (!wait)
260 return 0;
261
262 for (i = 0; i < 250; i++) {
263 status = ufx_reg_read(dev, 0x2004, &dc_sts);
264 check_warn_return(status, "ufx_blank error reading 0x2004");
265
266 if (dc_sts & 0x00000100)
267 return 0;
268 }
269
270 /* timed out waiting for display to blank */
271 return -EIO;
272 }
273
274 /* If display is blanked, then unblank it */
ufx_unblank(struct ufx_data * dev,bool wait)275 static int ufx_unblank(struct ufx_data *dev, bool wait)
276 {
277 u32 dc_ctrl, dc_sts;
278 int i;
279
280 int status = ufx_reg_read(dev, 0x2004, &dc_sts);
281 check_warn_return(status, "ufx_unblank error reading 0x2004");
282
283 status = ufx_reg_read(dev, 0x2000, &dc_ctrl);
284 check_warn_return(status, "ufx_unblank error reading 0x2000");
285
286 /* return success if display is already unblanked */
287 if (((dc_sts & 0x00000100) == 0) || ((dc_ctrl & 0x00000100) == 0))
288 return 0;
289
290 /* request the DC to unblank the display */
291 dc_ctrl &= ~0x00000100;
292 status = ufx_reg_write(dev, 0x2000, dc_ctrl);
293 check_warn_return(status, "ufx_unblank error writing 0x2000");
294
295 /* return success immediately if we don't have to wait */
296 if (!wait)
297 return 0;
298
299 for (i = 0; i < 250; i++) {
300 status = ufx_reg_read(dev, 0x2004, &dc_sts);
301 check_warn_return(status, "ufx_unblank error reading 0x2004");
302
303 if ((dc_sts & 0x00000100) == 0)
304 return 0;
305 }
306
307 /* timed out waiting for display to unblank */
308 return -EIO;
309 }
310
311 /* If display is enabled, then disable it */
ufx_disable(struct ufx_data * dev,bool wait)312 static int ufx_disable(struct ufx_data *dev, bool wait)
313 {
314 u32 dc_ctrl, dc_sts;
315 int i;
316
317 int status = ufx_reg_read(dev, 0x2004, &dc_sts);
318 check_warn_return(status, "ufx_disable error reading 0x2004");
319
320 status = ufx_reg_read(dev, 0x2000, &dc_ctrl);
321 check_warn_return(status, "ufx_disable error reading 0x2000");
322
323 /* return success if display is already disabled */
324 if (((dc_sts & 0x00000001) == 0) || ((dc_ctrl & 0x00000001) == 0))
325 return 0;
326
327 /* request the DC to disable the display */
328 dc_ctrl &= ~(0x00000001);
329 status = ufx_reg_write(dev, 0x2000, dc_ctrl);
330 check_warn_return(status, "ufx_disable error writing 0x2000");
331
332 /* return success immediately if we don't have to wait */
333 if (!wait)
334 return 0;
335
336 for (i = 0; i < 250; i++) {
337 status = ufx_reg_read(dev, 0x2004, &dc_sts);
338 check_warn_return(status, "ufx_disable error reading 0x2004");
339
340 if ((dc_sts & 0x00000001) == 0)
341 return 0;
342 }
343
344 /* timed out waiting for display to disable */
345 return -EIO;
346 }
347
348 /* If display is disabled, then enable it */
ufx_enable(struct ufx_data * dev,bool wait)349 static int ufx_enable(struct ufx_data *dev, bool wait)
350 {
351 u32 dc_ctrl, dc_sts;
352 int i;
353
354 int status = ufx_reg_read(dev, 0x2004, &dc_sts);
355 check_warn_return(status, "ufx_enable error reading 0x2004");
356
357 status = ufx_reg_read(dev, 0x2000, &dc_ctrl);
358 check_warn_return(status, "ufx_enable error reading 0x2000");
359
360 /* return success if display is already enabled */
361 if ((dc_sts & 0x00000001) || (dc_ctrl & 0x00000001))
362 return 0;
363
364 /* request the DC to enable the display */
365 dc_ctrl |= 0x00000001;
366 status = ufx_reg_write(dev, 0x2000, dc_ctrl);
367 check_warn_return(status, "ufx_enable error writing 0x2000");
368
369 /* return success immediately if we don't have to wait */
370 if (!wait)
371 return 0;
372
373 for (i = 0; i < 250; i++) {
374 status = ufx_reg_read(dev, 0x2004, &dc_sts);
375 check_warn_return(status, "ufx_enable error reading 0x2004");
376
377 if (dc_sts & 0x00000001)
378 return 0;
379 }
380
381 /* timed out waiting for display to enable */
382 return -EIO;
383 }
384
ufx_config_sys_clk(struct ufx_data * dev)385 static int ufx_config_sys_clk(struct ufx_data *dev)
386 {
387 int status = ufx_reg_write(dev, 0x700C, 0x8000000F);
388 check_warn_return(status, "error writing 0x700C");
389
390 status = ufx_reg_write(dev, 0x7014, 0x0010024F);
391 check_warn_return(status, "error writing 0x7014");
392
393 status = ufx_reg_write(dev, 0x7010, 0x00000000);
394 check_warn_return(status, "error writing 0x7010");
395
396 status = ufx_reg_clear_bits(dev, 0x700C, 0x0000000A);
397 check_warn_return(status, "error clearing PLL1 bypass in 0x700C");
398 msleep(1);
399
400 status = ufx_reg_clear_bits(dev, 0x700C, 0x80000000);
401 check_warn_return(status, "error clearing output gate in 0x700C");
402
403 return 0;
404 }
405
ufx_config_ddr2(struct ufx_data * dev)406 static int ufx_config_ddr2(struct ufx_data *dev)
407 {
408 int status, i = 0;
409 u32 tmp;
410
411 status = ufx_reg_write(dev, 0x0004, 0x001F0F77);
412 check_warn_return(status, "error writing 0x0004");
413
414 status = ufx_reg_write(dev, 0x0008, 0xFFF00000);
415 check_warn_return(status, "error writing 0x0008");
416
417 status = ufx_reg_write(dev, 0x000C, 0x0FFF2222);
418 check_warn_return(status, "error writing 0x000C");
419
420 status = ufx_reg_write(dev, 0x0010, 0x00030814);
421 check_warn_return(status, "error writing 0x0010");
422
423 status = ufx_reg_write(dev, 0x0014, 0x00500019);
424 check_warn_return(status, "error writing 0x0014");
425
426 status = ufx_reg_write(dev, 0x0018, 0x020D0F15);
427 check_warn_return(status, "error writing 0x0018");
428
429 status = ufx_reg_write(dev, 0x001C, 0x02532305);
430 check_warn_return(status, "error writing 0x001C");
431
432 status = ufx_reg_write(dev, 0x0020, 0x0B030905);
433 check_warn_return(status, "error writing 0x0020");
434
435 status = ufx_reg_write(dev, 0x0024, 0x00000827);
436 check_warn_return(status, "error writing 0x0024");
437
438 status = ufx_reg_write(dev, 0x0028, 0x00000000);
439 check_warn_return(status, "error writing 0x0028");
440
441 status = ufx_reg_write(dev, 0x002C, 0x00000042);
442 check_warn_return(status, "error writing 0x002C");
443
444 status = ufx_reg_write(dev, 0x0030, 0x09520000);
445 check_warn_return(status, "error writing 0x0030");
446
447 status = ufx_reg_write(dev, 0x0034, 0x02223314);
448 check_warn_return(status, "error writing 0x0034");
449
450 status = ufx_reg_write(dev, 0x0038, 0x00430043);
451 check_warn_return(status, "error writing 0x0038");
452
453 status = ufx_reg_write(dev, 0x003C, 0xF00F000F);
454 check_warn_return(status, "error writing 0x003C");
455
456 status = ufx_reg_write(dev, 0x0040, 0xF380F00F);
457 check_warn_return(status, "error writing 0x0040");
458
459 status = ufx_reg_write(dev, 0x0044, 0xF00F0496);
460 check_warn_return(status, "error writing 0x0044");
461
462 status = ufx_reg_write(dev, 0x0048, 0x03080406);
463 check_warn_return(status, "error writing 0x0048");
464
465 status = ufx_reg_write(dev, 0x004C, 0x00001000);
466 check_warn_return(status, "error writing 0x004C");
467
468 status = ufx_reg_write(dev, 0x005C, 0x00000007);
469 check_warn_return(status, "error writing 0x005C");
470
471 status = ufx_reg_write(dev, 0x0100, 0x54F00012);
472 check_warn_return(status, "error writing 0x0100");
473
474 status = ufx_reg_write(dev, 0x0104, 0x00004012);
475 check_warn_return(status, "error writing 0x0104");
476
477 status = ufx_reg_write(dev, 0x0118, 0x40404040);
478 check_warn_return(status, "error writing 0x0118");
479
480 status = ufx_reg_write(dev, 0x0000, 0x00000001);
481 check_warn_return(status, "error writing 0x0000");
482
483 while (i++ < 500) {
484 status = ufx_reg_read(dev, 0x0000, &tmp);
485 check_warn_return(status, "error reading 0x0000");
486
487 if (all_bits_set(tmp, 0xC0000000))
488 return 0;
489 }
490
491 pr_err("DDR2 initialisation timed out, reg 0x0000=0x%08x", tmp);
492 return -ETIMEDOUT;
493 }
494
495 struct pll_values {
496 u32 div_r0;
497 u32 div_f0;
498 u32 div_q0;
499 u32 range0;
500 u32 div_r1;
501 u32 div_f1;
502 u32 div_q1;
503 u32 range1;
504 };
505
ufx_calc_range(u32 ref_freq)506 static u32 ufx_calc_range(u32 ref_freq)
507 {
508 if (ref_freq >= 88000000)
509 return 7;
510
511 if (ref_freq >= 54000000)
512 return 6;
513
514 if (ref_freq >= 34000000)
515 return 5;
516
517 if (ref_freq >= 21000000)
518 return 4;
519
520 if (ref_freq >= 13000000)
521 return 3;
522
523 if (ref_freq >= 8000000)
524 return 2;
525
526 return 1;
527 }
528
529 /* calculates PLL divider settings for a desired target frequency */
ufx_calc_pll_values(const u32 clk_pixel_pll,struct pll_values * asic_pll)530 static void ufx_calc_pll_values(const u32 clk_pixel_pll, struct pll_values *asic_pll)
531 {
532 const u32 ref_clk = 25000000;
533 u32 div_r0, div_f0, div_q0, div_r1, div_f1, div_q1;
534 u32 min_error = clk_pixel_pll;
535
536 for (div_r0 = 1; div_r0 <= 32; div_r0++) {
537 u32 ref_freq0 = ref_clk / div_r0;
538 if (ref_freq0 < 5000000)
539 break;
540
541 if (ref_freq0 > 200000000)
542 continue;
543
544 for (div_f0 = 1; div_f0 <= 256; div_f0++) {
545 u32 vco_freq0 = ref_freq0 * div_f0;
546
547 if (vco_freq0 < 350000000)
548 continue;
549
550 if (vco_freq0 > 700000000)
551 break;
552
553 for (div_q0 = 0; div_q0 < 7; div_q0++) {
554 u32 pllout_freq0 = vco_freq0 / (1 << div_q0);
555
556 if (pllout_freq0 < 5000000)
557 break;
558
559 if (pllout_freq0 > 200000000)
560 continue;
561
562 for (div_r1 = 1; div_r1 <= 32; div_r1++) {
563 u32 ref_freq1 = pllout_freq0 / div_r1;
564
565 if (ref_freq1 < 5000000)
566 break;
567
568 for (div_f1 = 1; div_f1 <= 256; div_f1++) {
569 u32 vco_freq1 = ref_freq1 * div_f1;
570
571 if (vco_freq1 < 350000000)
572 continue;
573
574 if (vco_freq1 > 700000000)
575 break;
576
577 for (div_q1 = 0; div_q1 < 7; div_q1++) {
578 u32 pllout_freq1 = vco_freq1 / (1 << div_q1);
579 int error = abs(pllout_freq1 - clk_pixel_pll);
580
581 if (pllout_freq1 < 5000000)
582 break;
583
584 if (pllout_freq1 > 700000000)
585 continue;
586
587 if (error < min_error) {
588 min_error = error;
589
590 /* final returned value is equal to calculated value - 1
591 * because a value of 0 = divide by 1 */
592 asic_pll->div_r0 = div_r0 - 1;
593 asic_pll->div_f0 = div_f0 - 1;
594 asic_pll->div_q0 = div_q0;
595 asic_pll->div_r1 = div_r1 - 1;
596 asic_pll->div_f1 = div_f1 - 1;
597 asic_pll->div_q1 = div_q1;
598
599 asic_pll->range0 = ufx_calc_range(ref_freq0);
600 asic_pll->range1 = ufx_calc_range(ref_freq1);
601
602 if (min_error == 0)
603 return;
604 }
605 }
606 }
607 }
608 }
609 }
610 }
611 }
612
613 /* sets analog bit PLL configuration values */
ufx_config_pix_clk(struct ufx_data * dev,u32 pixclock)614 static int ufx_config_pix_clk(struct ufx_data *dev, u32 pixclock)
615 {
616 struct pll_values asic_pll = {0};
617 u32 value, clk_pixel, clk_pixel_pll;
618 int status;
619
620 /* convert pixclock (in ps) to frequency (in Hz) */
621 clk_pixel = PICOS2KHZ(pixclock) * 1000;
622 pr_debug("pixclock %d ps = clk_pixel %d Hz", pixclock, clk_pixel);
623
624 /* clk_pixel = 1/2 clk_pixel_pll */
625 clk_pixel_pll = clk_pixel * 2;
626
627 ufx_calc_pll_values(clk_pixel_pll, &asic_pll);
628
629 /* Keep BYPASS and RESET signals asserted until configured */
630 status = ufx_reg_write(dev, 0x7000, 0x8000000F);
631 check_warn_return(status, "error writing 0x7000");
632
633 value = (asic_pll.div_f1 | (asic_pll.div_r1 << 8) |
634 (asic_pll.div_q1 << 16) | (asic_pll.range1 << 20));
635 status = ufx_reg_write(dev, 0x7008, value);
636 check_warn_return(status, "error writing 0x7008");
637
638 value = (asic_pll.div_f0 | (asic_pll.div_r0 << 8) |
639 (asic_pll.div_q0 << 16) | (asic_pll.range0 << 20));
640 status = ufx_reg_write(dev, 0x7004, value);
641 check_warn_return(status, "error writing 0x7004");
642
643 status = ufx_reg_clear_bits(dev, 0x7000, 0x00000005);
644 check_warn_return(status,
645 "error clearing PLL0 bypass bits in 0x7000");
646 msleep(1);
647
648 status = ufx_reg_clear_bits(dev, 0x7000, 0x0000000A);
649 check_warn_return(status,
650 "error clearing PLL1 bypass bits in 0x7000");
651 msleep(1);
652
653 status = ufx_reg_clear_bits(dev, 0x7000, 0x80000000);
654 check_warn_return(status, "error clearing gate bits in 0x7000");
655
656 return 0;
657 }
658
ufx_set_vid_mode(struct ufx_data * dev,struct fb_var_screeninfo * var)659 static int ufx_set_vid_mode(struct ufx_data *dev, struct fb_var_screeninfo *var)
660 {
661 u32 temp;
662 u16 h_total, h_active, h_blank_start, h_blank_end, h_sync_start, h_sync_end;
663 u16 v_total, v_active, v_blank_start, v_blank_end, v_sync_start, v_sync_end;
664
665 int status = ufx_reg_write(dev, 0x8028, 0);
666 check_warn_return(status, "ufx_set_vid_mode error disabling RGB pad");
667
668 status = ufx_reg_write(dev, 0x8024, 0);
669 check_warn_return(status, "ufx_set_vid_mode error disabling VDAC");
670
671 /* shut everything down before changing timing */
672 status = ufx_blank(dev, true);
673 check_warn_return(status, "ufx_set_vid_mode error blanking display");
674
675 status = ufx_disable(dev, true);
676 check_warn_return(status, "ufx_set_vid_mode error disabling display");
677
678 status = ufx_config_pix_clk(dev, var->pixclock);
679 check_warn_return(status, "ufx_set_vid_mode error configuring pixclock");
680
681 status = ufx_reg_write(dev, 0x2000, 0x00000104);
682 check_warn_return(status, "ufx_set_vid_mode error writing 0x2000");
683
684 /* set horizontal timings */
685 h_total = var->xres + var->right_margin + var->hsync_len + var->left_margin;
686 h_active = var->xres;
687 h_blank_start = var->xres + var->right_margin;
688 h_blank_end = var->xres + var->right_margin + var->hsync_len;
689 h_sync_start = var->xres + var->right_margin;
690 h_sync_end = var->xres + var->right_margin + var->hsync_len;
691
692 temp = ((h_total - 1) << 16) | (h_active - 1);
693 status = ufx_reg_write(dev, 0x2008, temp);
694 check_warn_return(status, "ufx_set_vid_mode error writing 0x2008");
695
696 temp = ((h_blank_start - 1) << 16) | (h_blank_end - 1);
697 status = ufx_reg_write(dev, 0x200C, temp);
698 check_warn_return(status, "ufx_set_vid_mode error writing 0x200C");
699
700 temp = ((h_sync_start - 1) << 16) | (h_sync_end - 1);
701 status = ufx_reg_write(dev, 0x2010, temp);
702 check_warn_return(status, "ufx_set_vid_mode error writing 0x2010");
703
704 /* set vertical timings */
705 v_total = var->upper_margin + var->yres + var->lower_margin + var->vsync_len;
706 v_active = var->yres;
707 v_blank_start = var->yres + var->lower_margin;
708 v_blank_end = var->yres + var->lower_margin + var->vsync_len;
709 v_sync_start = var->yres + var->lower_margin;
710 v_sync_end = var->yres + var->lower_margin + var->vsync_len;
711
712 temp = ((v_total - 1) << 16) | (v_active - 1);
713 status = ufx_reg_write(dev, 0x2014, temp);
714 check_warn_return(status, "ufx_set_vid_mode error writing 0x2014");
715
716 temp = ((v_blank_start - 1) << 16) | (v_blank_end - 1);
717 status = ufx_reg_write(dev, 0x2018, temp);
718 check_warn_return(status, "ufx_set_vid_mode error writing 0x2018");
719
720 temp = ((v_sync_start - 1) << 16) | (v_sync_end - 1);
721 status = ufx_reg_write(dev, 0x201C, temp);
722 check_warn_return(status, "ufx_set_vid_mode error writing 0x201C");
723
724 status = ufx_reg_write(dev, 0x2020, 0x00000000);
725 check_warn_return(status, "ufx_set_vid_mode error writing 0x2020");
726
727 status = ufx_reg_write(dev, 0x2024, 0x00000000);
728 check_warn_return(status, "ufx_set_vid_mode error writing 0x2024");
729
730 /* Set the frame length register (#pix * 2 bytes/pixel) */
731 temp = var->xres * var->yres * 2;
732 temp = (temp + 7) & (~0x7);
733 status = ufx_reg_write(dev, 0x2028, temp);
734 check_warn_return(status, "ufx_set_vid_mode error writing 0x2028");
735
736 /* enable desired output interface & disable others */
737 status = ufx_reg_write(dev, 0x2040, 0);
738 check_warn_return(status, "ufx_set_vid_mode error writing 0x2040");
739
740 status = ufx_reg_write(dev, 0x2044, 0);
741 check_warn_return(status, "ufx_set_vid_mode error writing 0x2044");
742
743 status = ufx_reg_write(dev, 0x2048, 0);
744 check_warn_return(status, "ufx_set_vid_mode error writing 0x2048");
745
746 /* set the sync polarities & enable bit */
747 temp = 0x00000001;
748 if (var->sync & FB_SYNC_HOR_HIGH_ACT)
749 temp |= 0x00000010;
750
751 if (var->sync & FB_SYNC_VERT_HIGH_ACT)
752 temp |= 0x00000008;
753
754 status = ufx_reg_write(dev, 0x2040, temp);
755 check_warn_return(status, "ufx_set_vid_mode error writing 0x2040");
756
757 /* start everything back up */
758 status = ufx_enable(dev, true);
759 check_warn_return(status, "ufx_set_vid_mode error enabling display");
760
761 /* Unblank the display */
762 status = ufx_unblank(dev, true);
763 check_warn_return(status, "ufx_set_vid_mode error unblanking display");
764
765 /* enable RGB pad */
766 status = ufx_reg_write(dev, 0x8028, 0x00000003);
767 check_warn_return(status, "ufx_set_vid_mode error enabling RGB pad");
768
769 /* enable VDAC */
770 status = ufx_reg_write(dev, 0x8024, 0x00000007);
771 check_warn_return(status, "ufx_set_vid_mode error enabling VDAC");
772
773 return 0;
774 }
775
ufx_ops_mmap(struct fb_info * info,struct vm_area_struct * vma)776 static int ufx_ops_mmap(struct fb_info *info, struct vm_area_struct *vma)
777 {
778 unsigned long start = vma->vm_start;
779 unsigned long size = vma->vm_end - vma->vm_start;
780 unsigned long offset = vma->vm_pgoff << PAGE_SHIFT;
781 unsigned long page, pos;
782
783 if (info->fbdefio)
784 return fb_deferred_io_mmap(info, vma);
785
786 vma->vm_page_prot = pgprot_decrypted(vma->vm_page_prot);
787
788 if (vma->vm_pgoff > (~0UL >> PAGE_SHIFT))
789 return -EINVAL;
790 if (size > info->fix.smem_len)
791 return -EINVAL;
792 if (offset > info->fix.smem_len - size)
793 return -EINVAL;
794
795 pos = (unsigned long)info->fix.smem_start + offset;
796
797 pr_debug("mmap() framebuffer addr:%lu size:%lu\n",
798 pos, size);
799
800 while (size > 0) {
801 page = vmalloc_to_pfn((void *)pos);
802 if (remap_pfn_range(vma, start, page, PAGE_SIZE, PAGE_SHARED))
803 return -EAGAIN;
804
805 start += PAGE_SIZE;
806 pos += PAGE_SIZE;
807 if (size > PAGE_SIZE)
808 size -= PAGE_SIZE;
809 else
810 size = 0;
811 }
812
813 return 0;
814 }
815
ufx_raw_rect(struct ufx_data * dev,u16 * cmd,int x,int y,int width,int height)816 static void ufx_raw_rect(struct ufx_data *dev, u16 *cmd, int x, int y,
817 int width, int height)
818 {
819 size_t packed_line_len = ALIGN((width * 2), 4);
820 size_t packed_rect_len = packed_line_len * height;
821 int line;
822
823 BUG_ON(!dev);
824 BUG_ON(!dev->info);
825
826 /* command word */
827 *((u32 *)&cmd[0]) = cpu_to_le32(0x01);
828
829 /* length word */
830 *((u32 *)&cmd[2]) = cpu_to_le32(packed_rect_len + 16);
831
832 cmd[4] = cpu_to_le16(x);
833 cmd[5] = cpu_to_le16(y);
834 cmd[6] = cpu_to_le16(width);
835 cmd[7] = cpu_to_le16(height);
836
837 /* frame base address */
838 *((u32 *)&cmd[8]) = cpu_to_le32(0);
839
840 /* color mode and horizontal resolution */
841 cmd[10] = cpu_to_le16(0x4000 | dev->info->var.xres);
842
843 /* vertical resolution */
844 cmd[11] = cpu_to_le16(dev->info->var.yres);
845
846 /* packed data */
847 for (line = 0; line < height; line++) {
848 const int line_offset = dev->info->fix.line_length * (y + line);
849 const int byte_offset = line_offset + (x * BPP);
850 memcpy(&cmd[(24 + (packed_line_len * line)) / 2],
851 (char *)dev->info->fix.smem_start + byte_offset, width * BPP);
852 }
853 }
854
ufx_handle_damage(struct ufx_data * dev,int x,int y,int width,int height)855 static int ufx_handle_damage(struct ufx_data *dev, int x, int y,
856 int width, int height)
857 {
858 size_t packed_line_len = ALIGN((width * 2), 4);
859 int len, status, urb_lines, start_line = 0;
860
861 if ((width <= 0) || (height <= 0) ||
862 (x + width > dev->info->var.xres) ||
863 (y + height > dev->info->var.yres))
864 return -EINVAL;
865
866 if (!atomic_read(&dev->usb_active))
867 return 0;
868
869 while (start_line < height) {
870 struct urb *urb = ufx_get_urb(dev);
871 if (!urb) {
872 pr_warn("ufx_handle_damage unable to get urb");
873 return 0;
874 }
875
876 /* assume we have enough space to transfer at least one line */
877 BUG_ON(urb->transfer_buffer_length < (24 + (width * 2)));
878
879 /* calculate the maximum number of lines we could fit in */
880 urb_lines = (urb->transfer_buffer_length - 24) / packed_line_len;
881
882 /* but we might not need this many */
883 urb_lines = min(urb_lines, (height - start_line));
884
885 memset(urb->transfer_buffer, 0, urb->transfer_buffer_length);
886
887 ufx_raw_rect(dev, urb->transfer_buffer, x, (y + start_line), width, urb_lines);
888 len = 24 + (packed_line_len * urb_lines);
889
890 status = ufx_submit_urb(dev, urb, len);
891 check_warn_return(status, "Error submitting URB");
892
893 start_line += urb_lines;
894 }
895
896 return 0;
897 }
898
899 /* NOTE: fb_defio.c is holding info->fbdefio.mutex
900 * Touching ANY framebuffer memory that triggers a page fault
901 * in fb_defio will cause a deadlock, when it also tries to
902 * grab the same mutex. */
ufx_dpy_deferred_io(struct fb_info * info,struct list_head * pagereflist)903 static void ufx_dpy_deferred_io(struct fb_info *info, struct list_head *pagereflist)
904 {
905 struct ufx_data *dev = info->par;
906 struct fb_deferred_io_pageref *pageref;
907
908 if (!fb_defio)
909 return;
910
911 if (!atomic_read(&dev->usb_active))
912 return;
913
914 /* walk the written page list and render each to device */
915 list_for_each_entry(pageref, pagereflist, list) {
916 /* create a rectangle of full screen width that encloses the
917 * entire dirty framebuffer page */
918 const int x = 0;
919 const int width = dev->info->var.xres;
920 const int y = pageref->offset / (width * 2);
921 int height = (PAGE_SIZE / (width * 2)) + 1;
922 height = min(height, (int)(dev->info->var.yres - y));
923
924 BUG_ON(y >= dev->info->var.yres);
925 BUG_ON((y + height) > dev->info->var.yres);
926
927 ufx_handle_damage(dev, x, y, width, height);
928 }
929 }
930
ufx_ops_ioctl(struct fb_info * info,unsigned int cmd,unsigned long arg)931 static int ufx_ops_ioctl(struct fb_info *info, unsigned int cmd,
932 unsigned long arg)
933 {
934 struct ufx_data *dev = info->par;
935
936 if (!atomic_read(&dev->usb_active))
937 return 0;
938
939 /* TODO: Update X server to get this from sysfs instead */
940 if (cmd == UFX_IOCTL_RETURN_EDID) {
941 u8 __user *edid = (u8 __user *)arg;
942 if (copy_to_user(edid, dev->edid, dev->edid_size))
943 return -EFAULT;
944 return 0;
945 }
946
947 /* TODO: Help propose a standard fb.h ioctl to report mmap damage */
948 if (cmd == UFX_IOCTL_REPORT_DAMAGE) {
949 struct dloarea *area __free(kfree) = kmalloc_obj(*area);
950 if (!area)
951 return -ENOMEM;
952
953 /* If we have a damage-aware client, turn fb_defio "off"
954 * To avoid perf imact of unnecessary page fault handling.
955 * Done by resetting the delay for this fb_info to a very
956 * long period. Pages will become writable and stay that way.
957 * Reset to normal value when all clients have closed this fb.
958 */
959 if (info->fbdefio)
960 info->fbdefio->delay = UFX_DEFIO_WRITE_DISABLE;
961
962 if (copy_from_user(area, (u8 __user *)arg, sizeof(*area)))
963 return -EFAULT;
964
965 if (area->x < 0)
966 area->x = 0;
967
968 if (area->x > info->var.xres)
969 area->x = info->var.xres;
970
971 if (area->y < 0)
972 area->y = 0;
973
974 if (area->y > info->var.yres)
975 area->y = info->var.yres;
976
977 ufx_handle_damage(dev, area->x, area->y, area->w, area->h);
978 }
979
980 return 0;
981 }
982
983 /* taken from vesafb */
984 static int
ufx_ops_setcolreg(unsigned regno,unsigned red,unsigned green,unsigned blue,unsigned transp,struct fb_info * info)985 ufx_ops_setcolreg(unsigned regno, unsigned red, unsigned green,
986 unsigned blue, unsigned transp, struct fb_info *info)
987 {
988 int err = 0;
989
990 if (regno >= info->cmap.len)
991 return 1;
992
993 if (regno < 16) {
994 if (info->var.red.offset == 10) {
995 /* 1:5:5:5 */
996 ((u32 *) (info->pseudo_palette))[regno] =
997 ((red & 0xf800) >> 1) |
998 ((green & 0xf800) >> 6) | ((blue & 0xf800) >> 11);
999 } else {
1000 /* 0:5:6:5 */
1001 ((u32 *) (info->pseudo_palette))[regno] =
1002 ((red & 0xf800)) |
1003 ((green & 0xfc00) >> 5) | ((blue & 0xf800) >> 11);
1004 }
1005 }
1006
1007 return err;
1008 }
1009
1010 /* It's common for several clients to have framebuffer open simultaneously.
1011 * e.g. both fbcon and X. Makes things interesting.
1012 * Assumes caller is holding info->lock (for open and release at least) */
ufx_ops_open(struct fb_info * info,int user)1013 static int ufx_ops_open(struct fb_info *info, int user)
1014 {
1015 struct ufx_data *dev = info->par;
1016
1017 /* fbcon aggressively connects to first framebuffer it finds,
1018 * preventing other clients (X) from working properly. Usually
1019 * not what the user wants. Fail by default with option to enable. */
1020 if (user == 0 && !console)
1021 return -EBUSY;
1022
1023 mutex_lock(&disconnect_mutex);
1024
1025 /* If the USB device is gone, we don't accept new opens */
1026 if (dev->virtualized) {
1027 mutex_unlock(&disconnect_mutex);
1028 return -ENODEV;
1029 }
1030
1031 dev->fb_count++;
1032
1033 kref_get(&dev->kref);
1034
1035 if (fb_defio && (info->fbdefio == NULL)) {
1036 /* enable defio at last moment if not disabled by client */
1037
1038 struct fb_deferred_io *fbdefio;
1039
1040 fbdefio = kzalloc_obj(*fbdefio);
1041 if (fbdefio) {
1042 fbdefio->delay = UFX_DEFIO_WRITE_DELAY;
1043 fbdefio->deferred_io = ufx_dpy_deferred_io;
1044 }
1045
1046 info->fbdefio = fbdefio;
1047 fb_deferred_io_init(info);
1048 }
1049
1050 pr_debug("open /dev/fb%d user=%d fb_info=%p count=%d",
1051 info->node, user, info, dev->fb_count);
1052
1053 mutex_unlock(&disconnect_mutex);
1054
1055 return 0;
1056 }
1057
1058 /*
1059 * Called when all client interfaces to start transactions have been disabled,
1060 * and all references to our device instance (ufx_data) are released.
1061 * Every transaction must have a reference, so we know are fully spun down
1062 */
ufx_free(struct kref * kref)1063 static void ufx_free(struct kref *kref)
1064 {
1065 struct ufx_data *dev = container_of(kref, struct ufx_data, kref);
1066
1067 kfree(dev);
1068 }
1069
ufx_ops_destory(struct fb_info * info)1070 static void ufx_ops_destory(struct fb_info *info)
1071 {
1072 struct ufx_data *dev = info->par;
1073 int node = info->node;
1074
1075 /* Assume info structure is freed after this point */
1076 framebuffer_release(info);
1077
1078 pr_debug("fb_info for /dev/fb%d has been freed", node);
1079
1080 /* release reference taken by kref_init in probe() */
1081 kref_put(&dev->kref, ufx_free);
1082 }
1083
1084
ufx_release_urb_work(struct work_struct * work)1085 static void ufx_release_urb_work(struct work_struct *work)
1086 {
1087 struct urb_node *unode = container_of(work, struct urb_node,
1088 release_urb_work.work);
1089
1090 up(&unode->dev->urbs.limit_sem);
1091 }
1092
ufx_free_framebuffer(struct ufx_data * dev)1093 static void ufx_free_framebuffer(struct ufx_data *dev)
1094 {
1095 struct fb_info *info = dev->info;
1096
1097 if (info->cmap.len != 0)
1098 fb_dealloc_cmap(&info->cmap);
1099 if (info->monspecs.modedb)
1100 fb_destroy_modedb(info->monspecs.modedb);
1101 vfree(info->screen_buffer);
1102
1103 fb_destroy_modelist(&info->modelist);
1104
1105 dev->info = NULL;
1106
1107 /* ref taken in probe() as part of registering framebfufer */
1108 kref_put(&dev->kref, ufx_free);
1109 }
1110
1111 /*
1112 * Assumes caller is holding info->lock mutex (for open and release at least)
1113 */
ufx_ops_release(struct fb_info * info,int user)1114 static int ufx_ops_release(struct fb_info *info, int user)
1115 {
1116 struct ufx_data *dev = info->par;
1117
1118 mutex_lock(&disconnect_mutex);
1119
1120 dev->fb_count--;
1121
1122 /* We can't free fb_info here - fbmem will touch it when we return */
1123 if (dev->virtualized && (dev->fb_count == 0))
1124 ufx_free_framebuffer(dev);
1125
1126 if ((dev->fb_count == 0) && (info->fbdefio)) {
1127 fb_deferred_io_cleanup(info);
1128 kfree(info->fbdefio);
1129 info->fbdefio = NULL;
1130 }
1131
1132 pr_debug("released /dev/fb%d user=%d count=%d",
1133 info->node, user, dev->fb_count);
1134
1135 kref_put(&dev->kref, ufx_free);
1136
1137 mutex_unlock(&disconnect_mutex);
1138
1139 return 0;
1140 }
1141
1142 /* Check whether a video mode is supported by the chip
1143 * We start from monitor's modes, so don't need to filter that here */
ufx_is_valid_mode(struct fb_videomode * mode,struct fb_info * info)1144 static int ufx_is_valid_mode(struct fb_videomode *mode,
1145 struct fb_info *info)
1146 {
1147 if ((mode->xres * mode->yres) > (2048 * 1152)) {
1148 pr_debug("%dx%d too many pixels",
1149 mode->xres, mode->yres);
1150 return 0;
1151 }
1152
1153 if (mode->pixclock < 5000) {
1154 pr_debug("%dx%d %dps pixel clock too fast",
1155 mode->xres, mode->yres, mode->pixclock);
1156 return 0;
1157 }
1158
1159 pr_debug("%dx%d (pixclk %dps %dMHz) valid mode", mode->xres, mode->yres,
1160 mode->pixclock, (1000000 / mode->pixclock));
1161 return 1;
1162 }
1163
ufx_var_color_format(struct fb_var_screeninfo * var)1164 static void ufx_var_color_format(struct fb_var_screeninfo *var)
1165 {
1166 const struct fb_bitfield red = { 11, 5, 0 };
1167 const struct fb_bitfield green = { 5, 6, 0 };
1168 const struct fb_bitfield blue = { 0, 5, 0 };
1169
1170 var->bits_per_pixel = 16;
1171 var->red = red;
1172 var->green = green;
1173 var->blue = blue;
1174 }
1175
ufx_ops_check_var(struct fb_var_screeninfo * var,struct fb_info * info)1176 static int ufx_ops_check_var(struct fb_var_screeninfo *var,
1177 struct fb_info *info)
1178 {
1179 struct fb_videomode mode;
1180
1181 /* TODO: support dynamically changing framebuffer size */
1182 if ((var->xres * var->yres * 2) > info->fix.smem_len)
1183 return -EINVAL;
1184
1185 /* set device-specific elements of var unrelated to mode */
1186 ufx_var_color_format(var);
1187
1188 fb_var_to_videomode(&mode, var);
1189
1190 if (!ufx_is_valid_mode(&mode, info))
1191 return -EINVAL;
1192
1193 return 0;
1194 }
1195
ufx_ops_set_par(struct fb_info * info)1196 static int ufx_ops_set_par(struct fb_info *info)
1197 {
1198 struct ufx_data *dev = info->par;
1199 int result;
1200 u16 *pix_framebuffer;
1201 int i;
1202
1203 pr_debug("set_par mode %dx%d", info->var.xres, info->var.yres);
1204 result = ufx_set_vid_mode(dev, &info->var);
1205
1206 if ((result == 0) && (dev->fb_count == 0)) {
1207 /* paint greenscreen */
1208 pix_framebuffer = (u16 *)info->screen_buffer;
1209 for (i = 0; i < info->fix.smem_len / 2; i++)
1210 pix_framebuffer[i] = 0x37e6;
1211
1212 ufx_handle_damage(dev, 0, 0, info->var.xres, info->var.yres);
1213 }
1214
1215 /* re-enable defio if previously disabled by damage tracking */
1216 if (info->fbdefio)
1217 info->fbdefio->delay = UFX_DEFIO_WRITE_DELAY;
1218
1219 return result;
1220 }
1221
1222 /* In order to come back from full DPMS off, we need to set the mode again */
ufx_ops_blank(int blank_mode,struct fb_info * info)1223 static int ufx_ops_blank(int blank_mode, struct fb_info *info)
1224 {
1225 struct ufx_data *dev = info->par;
1226 ufx_set_vid_mode(dev, &info->var);
1227 return 0;
1228 }
1229
ufx_ops_damage_range(struct fb_info * info,off_t off,size_t len)1230 static void ufx_ops_damage_range(struct fb_info *info, off_t off, size_t len)
1231 {
1232 struct ufx_data *dev = info->par;
1233 int start = max((int)(off / info->fix.line_length), 0);
1234 int lines = min((u32)((len / info->fix.line_length) + 1), (u32)info->var.yres);
1235
1236 ufx_handle_damage(dev, 0, start, info->var.xres, lines);
1237 }
1238
ufx_ops_damage_area(struct fb_info * info,u32 x,u32 y,u32 width,u32 height)1239 static void ufx_ops_damage_area(struct fb_info *info, u32 x, u32 y, u32 width, u32 height)
1240 {
1241 struct ufx_data *dev = info->par;
1242
1243 ufx_handle_damage(dev, x, y, width, height);
1244 }
1245
1246 FB_GEN_DEFAULT_DEFERRED_SYSMEM_OPS(ufx_ops,
1247 ufx_ops_damage_range,
1248 ufx_ops_damage_area)
1249
1250 static const struct fb_ops ufx_ops = {
1251 .owner = THIS_MODULE,
1252 __FB_DEFAULT_DEFERRED_OPS_RDWR(ufx_ops),
1253 .fb_setcolreg = ufx_ops_setcolreg,
1254 __FB_DEFAULT_DEFERRED_OPS_DRAW(ufx_ops),
1255 .fb_mmap = ufx_ops_mmap,
1256 .fb_ioctl = ufx_ops_ioctl,
1257 .fb_open = ufx_ops_open,
1258 .fb_release = ufx_ops_release,
1259 .fb_blank = ufx_ops_blank,
1260 .fb_check_var = ufx_ops_check_var,
1261 .fb_set_par = ufx_ops_set_par,
1262 .fb_destroy = ufx_ops_destory,
1263 };
1264
1265 /* Assumes &info->lock held by caller
1266 * Assumes no active clients have framebuffer open */
ufx_realloc_framebuffer(struct ufx_data * dev,struct fb_info * info)1267 static int ufx_realloc_framebuffer(struct ufx_data *dev, struct fb_info *info)
1268 {
1269 int old_len = info->fix.smem_len;
1270 int new_len;
1271 unsigned char *old_fb = info->screen_buffer;
1272 unsigned char *new_fb;
1273
1274 pr_debug("Reallocating framebuffer. Addresses will change!");
1275
1276 new_len = info->fix.line_length * info->var.yres;
1277
1278 if (PAGE_ALIGN(new_len) > old_len) {
1279 /*
1280 * Alloc system memory for virtual framebuffer
1281 */
1282 new_fb = vmalloc(new_len);
1283 if (!new_fb)
1284 return -ENOMEM;
1285
1286 if (info->screen_buffer) {
1287 memcpy(new_fb, old_fb, old_len);
1288 vfree(info->screen_buffer);
1289 }
1290
1291 info->screen_buffer = new_fb;
1292 info->fix.smem_len = PAGE_ALIGN(new_len);
1293 info->fix.smem_start = (unsigned long) new_fb;
1294 info->flags = smscufx_info_flags;
1295 }
1296 return 0;
1297 }
1298
1299 /* sets up DDC channel for 100 Kbps, std. speed, 7-bit addr, controller mode,
1300 * restart enabled, but no start byte, enable controller */
ufx_i2c_init(struct ufx_data * dev)1301 static int ufx_i2c_init(struct ufx_data *dev)
1302 {
1303 u32 tmp;
1304
1305 /* disable the controller before it can be reprogrammed */
1306 int status = ufx_reg_write(dev, 0x106C, 0x00);
1307 check_warn_return(status, "failed to disable I2C");
1308
1309 /* Setup the clock count registers
1310 * (12+1) = 13 clks @ 2.5 MHz = 5.2 uS */
1311 status = ufx_reg_write(dev, 0x1018, 12);
1312 check_warn_return(status, "error writing 0x1018");
1313
1314 /* (6+8) = 14 clks @ 2.5 MHz = 5.6 uS */
1315 status = ufx_reg_write(dev, 0x1014, 6);
1316 check_warn_return(status, "error writing 0x1014");
1317
1318 status = ufx_reg_read(dev, 0x1000, &tmp);
1319 check_warn_return(status, "error reading 0x1000");
1320
1321 /* set speed to std mode */
1322 tmp &= ~(0x06);
1323 tmp |= 0x02;
1324
1325 /* 7-bit (not 10-bit) addressing */
1326 tmp &= ~(0x10);
1327
1328 /* enable restart conditions and controller mode */
1329 tmp |= 0x21;
1330
1331 status = ufx_reg_write(dev, 0x1000, tmp);
1332 check_warn_return(status, "error writing 0x1000");
1333
1334 /* Set normal tx using target address 0 */
1335 status = ufx_reg_clear_and_set_bits(dev, 0x1004, 0xC00, 0x000);
1336 check_warn_return(status, "error setting TX mode bits in 0x1004");
1337
1338 /* Enable the controller */
1339 status = ufx_reg_write(dev, 0x106C, 0x01);
1340 check_warn_return(status, "failed to enable I2C");
1341
1342 return 0;
1343 }
1344
1345 /* sets the I2C port mux and target address */
ufx_i2c_configure(struct ufx_data * dev)1346 static int ufx_i2c_configure(struct ufx_data *dev)
1347 {
1348 int status = ufx_reg_write(dev, 0x106C, 0x00);
1349 check_warn_return(status, "failed to disable I2C");
1350
1351 status = ufx_reg_write(dev, 0x3010, 0x00000000);
1352 check_warn_return(status, "failed to write 0x3010");
1353
1354 /* A0h is std for any EDID, right shifted by one */
1355 status = ufx_reg_clear_and_set_bits(dev, 0x1004, 0x3FF, (0xA0 >> 1));
1356 check_warn_return(status, "failed to set TAR bits in 0x1004");
1357
1358 status = ufx_reg_write(dev, 0x106C, 0x01);
1359 check_warn_return(status, "failed to enable I2C");
1360
1361 return 0;
1362 }
1363
1364 /* wait for BUSY to clear, with a timeout of 50ms with 10ms sleeps. if no
1365 * monitor is connected, there is no error except for timeout */
ufx_i2c_wait_busy(struct ufx_data * dev)1366 static int ufx_i2c_wait_busy(struct ufx_data *dev)
1367 {
1368 u32 tmp;
1369 int i, status;
1370
1371 for (i = 0; i < 15; i++) {
1372 status = ufx_reg_read(dev, 0x1100, &tmp);
1373 check_warn_return(status, "0x1100 read failed");
1374
1375 /* if BUSY is clear, check for error */
1376 if ((tmp & 0x80000000) == 0) {
1377 if (tmp & 0x20000000) {
1378 pr_warn("I2C read failed, 0x1100=0x%08x", tmp);
1379 return -EIO;
1380 }
1381
1382 return 0;
1383 }
1384
1385 /* perform the first 10 retries without delay */
1386 if (i >= 10)
1387 msleep(10);
1388 }
1389
1390 pr_warn("I2C access timed out, resetting I2C hardware");
1391 status = ufx_reg_write(dev, 0x1100, 0x40000000);
1392 check_warn_return(status, "0x1100 write failed");
1393
1394 return -ETIMEDOUT;
1395 }
1396
1397 /* reads a 128-byte EDID block from the currently selected port and TAR */
ufx_read_edid(struct ufx_data * dev,u8 * edid,int edid_len)1398 static int ufx_read_edid(struct ufx_data *dev, u8 *edid, int edid_len)
1399 {
1400 int i, j, status;
1401 u32 *edid_u32 = (u32 *)edid;
1402
1403 BUG_ON(edid_len != EDID_LENGTH);
1404
1405 status = ufx_i2c_configure(dev);
1406 if (status < 0) {
1407 pr_err("ufx_i2c_configure failed");
1408 return status;
1409 }
1410
1411 memset(edid, 0xff, EDID_LENGTH);
1412
1413 /* Read the 128-byte EDID as 2 bursts of 64 bytes */
1414 for (i = 0; i < 2; i++) {
1415 u32 temp = 0x28070000 | (63 << 20) | (((u32)(i * 64)) << 8);
1416 status = ufx_reg_write(dev, 0x1100, temp);
1417 check_warn_return(status, "Failed to write 0x1100");
1418
1419 temp |= 0x80000000;
1420 status = ufx_reg_write(dev, 0x1100, temp);
1421 check_warn_return(status, "Failed to write 0x1100");
1422
1423 status = ufx_i2c_wait_busy(dev);
1424 check_warn_return(status, "Timeout waiting for I2C BUSY to clear");
1425
1426 for (j = 0; j < 16; j++) {
1427 u32 data_reg_addr = 0x1110 + (j * 4);
1428 status = ufx_reg_read(dev, data_reg_addr, edid_u32++);
1429 check_warn_return(status, "Error reading i2c data");
1430 }
1431 }
1432
1433 /* all FF's in the first 16 bytes indicates nothing is connected */
1434 for (i = 0; i < 16; i++) {
1435 if (edid[i] != 0xFF) {
1436 pr_debug("edid data read successfully");
1437 return EDID_LENGTH;
1438 }
1439 }
1440
1441 pr_warn("edid data contains all 0xff");
1442 return -ETIMEDOUT;
1443 }
1444
1445 /* 1) use sw default
1446 * 2) Parse into various fb_info structs
1447 * 3) Allocate virtual framebuffer memory to back highest res mode
1448 *
1449 * Parses EDID into three places used by various parts of fbdev:
1450 * fb_var_screeninfo contains the timing of the monitor's preferred mode
1451 * fb_info.monspecs is full parsed EDID info, including monspecs.modedb
1452 * fb_info.modelist is a linked list of all monitor & VESA modes which work
1453 *
1454 * If EDID is not readable/valid, then modelist is all VESA modes,
1455 * monspecs is NULL, and fb_var_screeninfo is set to safe VESA mode
1456 * Returns 0 if successful */
ufx_setup_modes(struct ufx_data * dev,struct fb_info * info,char * default_edid,size_t default_edid_size)1457 static int ufx_setup_modes(struct ufx_data *dev, struct fb_info *info,
1458 char *default_edid, size_t default_edid_size)
1459 {
1460 const struct fb_videomode *default_vmode = NULL;
1461 u8 *edid;
1462 int i, result = 0, tries = 3;
1463
1464 if (refcount_read(&info->count)) /* only use mutex if info has been registered */
1465 mutex_lock(&info->lock);
1466
1467 edid = kmalloc(EDID_LENGTH, GFP_KERNEL);
1468 if (!edid) {
1469 result = -ENOMEM;
1470 goto error;
1471 }
1472
1473 fb_destroy_modelist(&info->modelist);
1474 memset(&info->monspecs, 0, sizeof(info->monspecs));
1475
1476 /* Try to (re)read EDID from hardware first
1477 * EDID data may return, but not parse as valid
1478 * Try again a few times, in case of e.g. analog cable noise */
1479 while (tries--) {
1480 i = ufx_read_edid(dev, edid, EDID_LENGTH);
1481
1482 if (i >= EDID_LENGTH)
1483 fb_edid_to_monspecs(edid, &info->monspecs);
1484
1485 if (info->monspecs.modedb_len > 0) {
1486 dev->edid = edid;
1487 dev->edid_size = i;
1488 break;
1489 }
1490 }
1491
1492 /* If that fails, use a previously returned EDID if available */
1493 if (info->monspecs.modedb_len == 0) {
1494 pr_err("Unable to get valid EDID from device/display\n");
1495
1496 if (dev->edid) {
1497 fb_edid_to_monspecs(dev->edid, &info->monspecs);
1498 if (info->monspecs.modedb_len > 0)
1499 pr_err("Using previously queried EDID\n");
1500 }
1501 }
1502
1503 /* If that fails, use the default EDID we were handed */
1504 if (info->monspecs.modedb_len == 0) {
1505 if (default_edid_size >= EDID_LENGTH) {
1506 fb_edid_to_monspecs(default_edid, &info->monspecs);
1507 if (info->monspecs.modedb_len > 0) {
1508 memcpy(edid, default_edid, default_edid_size);
1509 dev->edid = edid;
1510 dev->edid_size = default_edid_size;
1511 pr_err("Using default/backup EDID\n");
1512 }
1513 }
1514 }
1515
1516 /* If we've got modes, let's pick a best default mode */
1517 if (info->monspecs.modedb_len > 0) {
1518
1519 for (i = 0; i < info->monspecs.modedb_len; i++) {
1520 if (ufx_is_valid_mode(&info->monspecs.modedb[i], info))
1521 fb_add_videomode(&info->monspecs.modedb[i],
1522 &info->modelist);
1523 else /* if we've removed top/best mode */
1524 info->monspecs.misc &= ~FB_MISC_1ST_DETAIL;
1525 }
1526
1527 default_vmode = fb_find_best_display(&info->monspecs,
1528 &info->modelist);
1529 }
1530
1531 /* If everything else has failed, fall back to safe default mode */
1532 if (default_vmode == NULL) {
1533
1534 struct fb_videomode fb_vmode = {0};
1535
1536 /* Add the standard VESA modes to our modelist
1537 * Since we don't have EDID, there may be modes that
1538 * overspec monitor and/or are incorrect aspect ratio, etc.
1539 * But at least the user has a chance to choose
1540 */
1541 for (i = 0; i < VESA_MODEDB_SIZE; i++) {
1542 if (ufx_is_valid_mode((struct fb_videomode *)
1543 &vesa_modes[i], info))
1544 fb_add_videomode(&vesa_modes[i],
1545 &info->modelist);
1546 }
1547
1548 /* default to resolution safe for projectors
1549 * (since they are most common case without EDID)
1550 */
1551 fb_vmode.xres = 800;
1552 fb_vmode.yres = 600;
1553 fb_vmode.refresh = 60;
1554 default_vmode = fb_find_nearest_mode(&fb_vmode,
1555 &info->modelist);
1556 }
1557
1558 /* If we have good mode and no active clients */
1559 if ((default_vmode != NULL) && (dev->fb_count == 0)) {
1560
1561 fb_videomode_to_var(&info->var, default_vmode);
1562 ufx_var_color_format(&info->var);
1563
1564 /* with mode size info, we can now alloc our framebuffer */
1565 memcpy(&info->fix, &ufx_fix, sizeof(ufx_fix));
1566 info->fix.line_length = info->var.xres *
1567 (info->var.bits_per_pixel / 8);
1568
1569 result = ufx_realloc_framebuffer(dev, info);
1570
1571 } else
1572 result = -EINVAL;
1573
1574 error:
1575 if (edid && (dev->edid != edid))
1576 kfree(edid);
1577
1578 if (refcount_read(&info->count))
1579 mutex_unlock(&info->lock);
1580
1581 return result;
1582 }
1583
ufx_usb_probe(struct usb_interface * interface,const struct usb_device_id * id)1584 static int ufx_usb_probe(struct usb_interface *interface,
1585 const struct usb_device_id *id)
1586 {
1587 struct usb_device *usbdev;
1588 struct ufx_data *dev;
1589 struct fb_info *info;
1590 int retval = -ENOMEM;
1591 u32 id_rev, fpga_rev;
1592
1593 /* usb initialization */
1594 usbdev = interface_to_usbdev(interface);
1595 BUG_ON(!usbdev);
1596
1597 dev = kzalloc_obj(*dev);
1598 if (dev == NULL) {
1599 dev_err(&usbdev->dev, "ufx_usb_probe: failed alloc of dev struct\n");
1600 return -ENOMEM;
1601 }
1602
1603 /* we need to wait for both usb and fbdev to spin down on disconnect */
1604 kref_init(&dev->kref); /* matching kref_put in usb .disconnect fn */
1605 kref_get(&dev->kref); /* matching kref_put in free_framebuffer_work */
1606
1607 dev->udev = usbdev;
1608 dev->gdev = &usbdev->dev; /* our generic struct device * */
1609 usb_set_intfdata(interface, dev);
1610
1611 dev_dbg(dev->gdev, "%s %s - serial #%s\n",
1612 usbdev->manufacturer, usbdev->product, usbdev->serial);
1613 dev_dbg(dev->gdev, "vid_%04x&pid_%04x&rev_%04x driver's ufx_data struct at %p\n",
1614 le16_to_cpu(usbdev->descriptor.idVendor),
1615 le16_to_cpu(usbdev->descriptor.idProduct),
1616 le16_to_cpu(usbdev->descriptor.bcdDevice), dev);
1617 dev_dbg(dev->gdev, "console enable=%d\n", console);
1618 dev_dbg(dev->gdev, "fb_defio enable=%d\n", fb_defio);
1619
1620 if (!ufx_alloc_urb_list(dev, WRITES_IN_FLIGHT, MAX_TRANSFER)) {
1621 dev_err(dev->gdev, "ufx_alloc_urb_list failed\n");
1622 goto put_ref;
1623 }
1624
1625 /* We don't register a new USB class. Our client interface is fbdev */
1626
1627 /* allocates framebuffer driver structure, not framebuffer memory */
1628 info = framebuffer_alloc(0, &usbdev->dev);
1629 if (!info) {
1630 dev_err(dev->gdev, "framebuffer_alloc failed\n");
1631 goto free_urb_list;
1632 }
1633
1634 dev->info = info;
1635 info->par = dev;
1636 info->pseudo_palette = dev->pseudo_palette;
1637 info->fbops = &ufx_ops;
1638 INIT_LIST_HEAD(&info->modelist);
1639
1640 retval = fb_alloc_cmap(&info->cmap, 256, 0);
1641 if (retval < 0) {
1642 dev_err(dev->gdev, "fb_alloc_cmap failed %x\n", retval);
1643 goto destroy_modedb;
1644 }
1645
1646 retval = ufx_reg_read(dev, 0x3000, &id_rev);
1647 check_warn_goto_error(retval, "error %d reading 0x3000 register from device", retval);
1648 dev_dbg(dev->gdev, "ID_REV register value 0x%08x", id_rev);
1649
1650 retval = ufx_reg_read(dev, 0x3004, &fpga_rev);
1651 check_warn_goto_error(retval, "error %d reading 0x3004 register from device", retval);
1652 dev_dbg(dev->gdev, "FPGA_REV register value 0x%08x", fpga_rev);
1653
1654 dev_dbg(dev->gdev, "resetting device");
1655 retval = ufx_lite_reset(dev);
1656 check_warn_goto_error(retval, "error %d resetting device", retval);
1657
1658 dev_dbg(dev->gdev, "configuring system clock");
1659 retval = ufx_config_sys_clk(dev);
1660 check_warn_goto_error(retval, "error %d configuring system clock", retval);
1661
1662 dev_dbg(dev->gdev, "configuring DDR2 controller");
1663 retval = ufx_config_ddr2(dev);
1664 check_warn_goto_error(retval, "error %d initialising DDR2 controller", retval);
1665
1666 dev_dbg(dev->gdev, "configuring I2C controller");
1667 retval = ufx_i2c_init(dev);
1668 check_warn_goto_error(retval, "error %d initialising I2C controller", retval);
1669
1670 dev_dbg(dev->gdev, "selecting display mode");
1671 retval = ufx_setup_modes(dev, info, NULL, 0);
1672 check_warn_goto_error(retval, "unable to find common mode for display and adapter");
1673
1674 retval = ufx_reg_set_bits(dev, 0x4000, 0x00000001);
1675 if (retval < 0) {
1676 dev_err(dev->gdev, "error %d enabling graphics engine", retval);
1677 goto setup_modes;
1678 }
1679
1680 /* ready to begin using device */
1681 atomic_set(&dev->usb_active, 1);
1682
1683 dev_dbg(dev->gdev, "checking var");
1684 retval = ufx_ops_check_var(&info->var, info);
1685 if (retval < 0) {
1686 dev_err(dev->gdev, "error %d ufx_ops_check_var", retval);
1687 goto reset_active;
1688 }
1689
1690 dev_dbg(dev->gdev, "setting par");
1691 retval = ufx_ops_set_par(info);
1692 if (retval < 0) {
1693 dev_err(dev->gdev, "error %d ufx_ops_set_par", retval);
1694 goto reset_active;
1695 }
1696
1697 dev_dbg(dev->gdev, "registering framebuffer");
1698 retval = register_framebuffer(info);
1699 if (retval < 0) {
1700 dev_err(dev->gdev, "error %d register_framebuffer", retval);
1701 goto reset_active;
1702 }
1703
1704 dev_info(dev->gdev, "SMSC UDX USB device /dev/fb%d attached. %dx%d resolution."
1705 " Using %dK framebuffer memory\n", info->node,
1706 info->var.xres, info->var.yres, info->fix.smem_len >> 10);
1707
1708 return 0;
1709
1710 reset_active:
1711 atomic_set(&dev->usb_active, 0);
1712 setup_modes:
1713 fb_destroy_modedb(info->monspecs.modedb);
1714 vfree(info->screen_buffer);
1715 fb_destroy_modelist(&info->modelist);
1716 error:
1717 fb_dealloc_cmap(&info->cmap);
1718 destroy_modedb:
1719 framebuffer_release(info);
1720 free_urb_list:
1721 if (dev->urbs.count > 0)
1722 ufx_free_urb_list(dev);
1723 put_ref:
1724 kref_put(&dev->kref, ufx_free); /* ref for framebuffer */
1725 kref_put(&dev->kref, ufx_free); /* last ref from kref_init */
1726 return retval;
1727 }
1728
ufx_usb_disconnect(struct usb_interface * interface)1729 static void ufx_usb_disconnect(struct usb_interface *interface)
1730 {
1731 struct ufx_data *dev;
1732 struct fb_info *info;
1733
1734 mutex_lock(&disconnect_mutex);
1735
1736 dev = usb_get_intfdata(interface);
1737 info = dev->info;
1738
1739 pr_debug("USB disconnect starting\n");
1740
1741 /* we virtualize until all fb clients release. Then we free */
1742 dev->virtualized = true;
1743
1744 /* When non-active we'll update virtual framebuffer, but no new urbs */
1745 atomic_set(&dev->usb_active, 0);
1746
1747 usb_set_intfdata(interface, NULL);
1748
1749 /* if clients still have us open, will be freed on last close */
1750 if (dev->fb_count == 0)
1751 ufx_free_framebuffer(dev);
1752
1753 /* this function will wait for all in-flight urbs to complete */
1754 if (dev->urbs.count > 0)
1755 ufx_free_urb_list(dev);
1756
1757 pr_debug("freeing ufx_data %p", dev);
1758
1759 unregister_framebuffer(info);
1760
1761 mutex_unlock(&disconnect_mutex);
1762 }
1763
1764 static struct usb_driver ufx_driver = {
1765 .name = "smscufx",
1766 .probe = ufx_usb_probe,
1767 .disconnect = ufx_usb_disconnect,
1768 .id_table = id_table,
1769 };
1770
1771 module_usb_driver(ufx_driver);
1772
ufx_urb_completion(struct urb * urb)1773 static void ufx_urb_completion(struct urb *urb)
1774 {
1775 struct urb_node *unode = urb->context;
1776 struct ufx_data *dev = unode->dev;
1777 unsigned long flags;
1778
1779 /* sync/async unlink faults aren't errors */
1780 if (urb->status) {
1781 if (!(urb->status == -ENOENT ||
1782 urb->status == -ECONNRESET ||
1783 urb->status == -ESHUTDOWN)) {
1784 pr_err("%s - nonzero write bulk status received: %d\n",
1785 __func__, urb->status);
1786 atomic_set(&dev->lost_pixels, 1);
1787 }
1788 }
1789
1790 urb->transfer_buffer_length = dev->urbs.size; /* reset to actual */
1791
1792 spin_lock_irqsave(&dev->urbs.lock, flags);
1793 list_add_tail(&unode->entry, &dev->urbs.list);
1794 dev->urbs.available++;
1795 spin_unlock_irqrestore(&dev->urbs.lock, flags);
1796
1797 /* When using fb_defio, we deadlock if up() is called
1798 * while another is waiting. So queue to another process */
1799 if (fb_defio)
1800 schedule_delayed_work(&unode->release_urb_work, 0);
1801 else
1802 up(&dev->urbs.limit_sem);
1803 }
1804
ufx_free_urb_list(struct ufx_data * dev)1805 static void ufx_free_urb_list(struct ufx_data *dev)
1806 {
1807 int count = dev->urbs.count;
1808 struct list_head *node;
1809 struct urb_node *unode;
1810 struct urb *urb;
1811 int ret;
1812 unsigned long flags;
1813
1814 pr_debug("Waiting for completes and freeing all render urbs\n");
1815
1816 /* keep waiting and freeing, until we've got 'em all */
1817 while (count--) {
1818 /* Getting interrupted means a leak, but ok at shutdown*/
1819 ret = down_interruptible(&dev->urbs.limit_sem);
1820 if (ret)
1821 break;
1822
1823 spin_lock_irqsave(&dev->urbs.lock, flags);
1824
1825 node = dev->urbs.list.next; /* have reserved one with sem */
1826 list_del_init(node);
1827
1828 spin_unlock_irqrestore(&dev->urbs.lock, flags);
1829
1830 unode = list_entry(node, struct urb_node, entry);
1831 urb = unode->urb;
1832
1833 /* Free each separately allocated piece */
1834 usb_free_coherent(urb->dev, dev->urbs.size,
1835 urb->transfer_buffer, urb->transfer_dma);
1836 usb_free_urb(urb);
1837 kfree(node);
1838 }
1839 }
1840
ufx_alloc_urb_list(struct ufx_data * dev,int count,size_t size)1841 static int ufx_alloc_urb_list(struct ufx_data *dev, int count, size_t size)
1842 {
1843 int i = 0;
1844 struct urb *urb;
1845 struct urb_node *unode;
1846 char *buf;
1847
1848 spin_lock_init(&dev->urbs.lock);
1849
1850 dev->urbs.size = size;
1851 INIT_LIST_HEAD(&dev->urbs.list);
1852
1853 while (i < count) {
1854 unode = kzalloc_obj(*unode);
1855 if (!unode)
1856 break;
1857 unode->dev = dev;
1858
1859 INIT_DELAYED_WORK(&unode->release_urb_work,
1860 ufx_release_urb_work);
1861
1862 urb = usb_alloc_urb(0, GFP_KERNEL);
1863 if (!urb) {
1864 kfree(unode);
1865 break;
1866 }
1867 unode->urb = urb;
1868
1869 buf = usb_alloc_coherent(dev->udev, size, GFP_KERNEL,
1870 &urb->transfer_dma);
1871 if (!buf) {
1872 kfree(unode);
1873 usb_free_urb(urb);
1874 break;
1875 }
1876
1877 /* urb->transfer_buffer_length set to actual before submit */
1878 usb_fill_bulk_urb(urb, dev->udev, usb_sndbulkpipe(dev->udev, 1),
1879 buf, size, ufx_urb_completion, unode);
1880 urb->transfer_flags |= URB_NO_TRANSFER_DMA_MAP;
1881
1882 list_add_tail(&unode->entry, &dev->urbs.list);
1883
1884 i++;
1885 }
1886
1887 sema_init(&dev->urbs.limit_sem, i);
1888 dev->urbs.count = i;
1889 dev->urbs.available = i;
1890
1891 pr_debug("allocated %d %d byte urbs\n", i, (int) size);
1892
1893 return i;
1894 }
1895
ufx_get_urb(struct ufx_data * dev)1896 static struct urb *ufx_get_urb(struct ufx_data *dev)
1897 {
1898 int ret = 0;
1899 struct list_head *entry;
1900 struct urb_node *unode;
1901 struct urb *urb = NULL;
1902 unsigned long flags;
1903
1904 /* Wait for an in-flight buffer to complete and get re-queued */
1905 ret = down_timeout(&dev->urbs.limit_sem, GET_URB_TIMEOUT);
1906 if (ret) {
1907 atomic_set(&dev->lost_pixels, 1);
1908 pr_warn("wait for urb interrupted: %x available: %d\n",
1909 ret, dev->urbs.available);
1910 goto error;
1911 }
1912
1913 spin_lock_irqsave(&dev->urbs.lock, flags);
1914
1915 BUG_ON(list_empty(&dev->urbs.list)); /* reserved one with limit_sem */
1916 entry = dev->urbs.list.next;
1917 list_del_init(entry);
1918 dev->urbs.available--;
1919
1920 spin_unlock_irqrestore(&dev->urbs.lock, flags);
1921
1922 unode = list_entry(entry, struct urb_node, entry);
1923 urb = unode->urb;
1924
1925 error:
1926 return urb;
1927 }
1928
ufx_submit_urb(struct ufx_data * dev,struct urb * urb,size_t len)1929 static int ufx_submit_urb(struct ufx_data *dev, struct urb *urb, size_t len)
1930 {
1931 int ret;
1932
1933 BUG_ON(len > dev->urbs.size);
1934
1935 urb->transfer_buffer_length = len; /* set to actual payload len */
1936 ret = usb_submit_urb(urb, GFP_KERNEL);
1937 if (ret) {
1938 ufx_urb_completion(urb); /* because no one else will */
1939 atomic_set(&dev->lost_pixels, 1);
1940 pr_err("usb_submit_urb error %x\n", ret);
1941 }
1942 return ret;
1943 }
1944
1945 module_param(console, bool, S_IWUSR | S_IRUSR | S_IWGRP | S_IRGRP);
1946 MODULE_PARM_DESC(console, "Allow fbcon to be used on this display");
1947
1948 module_param(fb_defio, bool, S_IWUSR | S_IRUSR | S_IWGRP | S_IRGRP);
1949 MODULE_PARM_DESC(fb_defio, "Enable fb_defio mmap support");
1950
1951 MODULE_AUTHOR("Steve Glendinning <steve.glendinning@shawell.net>");
1952 MODULE_DESCRIPTION("SMSC UFX kernel framebuffer driver");
1953 MODULE_LICENSE("GPL");
1954