xref: /linux/drivers/soc/fsl/qe/Kconfig (revision 4625210899095195600062ff8542f37a1c9f5dd4)
17aa1aa6eSZhao Qiang#
27aa1aa6eSZhao Qiang# QE Communication options
37aa1aa6eSZhao Qiang#
47aa1aa6eSZhao Qiang
57aa1aa6eSZhao Qiangconfig QUICC_ENGINE
6*46252108SLi Yang	bool "QUICC Engine (QE) framework support"
77aa1aa6eSZhao Qiang	depends on FSL_SOC && PPC32
87aa1aa6eSZhao Qiang	select GENERIC_ALLOCATOR
97aa1aa6eSZhao Qiang	select CRC32
107aa1aa6eSZhao Qiang	help
117aa1aa6eSZhao Qiang	  The QUICC Engine (QE) is a new generation of communications
127aa1aa6eSZhao Qiang	  coprocessors on Freescale embedded CPUs (akin to CPM in older chips).
137aa1aa6eSZhao Qiang	  Selecting this option means that you wish to build a kernel
147aa1aa6eSZhao Qiang	  for a machine with a QE coprocessor.
157aa1aa6eSZhao Qiang
167aa1aa6eSZhao Qiangconfig UCC_SLOW
177aa1aa6eSZhao Qiang	bool
187aa1aa6eSZhao Qiang	default y if SERIAL_QE
197aa1aa6eSZhao Qiang	help
207aa1aa6eSZhao Qiang	  This option provides qe_lib support to UCC slow
217aa1aa6eSZhao Qiang	  protocols: UART, BISYNC, QMC
227aa1aa6eSZhao Qiang
237aa1aa6eSZhao Qiangconfig UCC_FAST
247aa1aa6eSZhao Qiang	bool
2535ef1c20SZhao Qiang	default y if UCC_GETH || QE_TDM
267aa1aa6eSZhao Qiang	help
277aa1aa6eSZhao Qiang	  This option provides qe_lib support to UCC fast
287aa1aa6eSZhao Qiang	  protocols: HDLC, Ethernet, ATM, transparent
297aa1aa6eSZhao Qiang
307aa1aa6eSZhao Qiangconfig UCC
317aa1aa6eSZhao Qiang	bool
327aa1aa6eSZhao Qiang	default y if UCC_FAST || UCC_SLOW
337aa1aa6eSZhao Qiang
3435ef1c20SZhao Qiangconfig QE_TDM
3535ef1c20SZhao Qiang	bool
3635ef1c20SZhao Qiang	default y if FSL_UCC_HDLC
3735ef1c20SZhao Qiang
387aa1aa6eSZhao Qiangconfig QE_USB
397aa1aa6eSZhao Qiang	bool
407aa1aa6eSZhao Qiang	default y if USB_FSL_QE
417aa1aa6eSZhao Qiang	help
427aa1aa6eSZhao Qiang	  QE USB Controller support
43