1e3ec7017SPing-Ke Shih // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause 2e3ec7017SPing-Ke Shih /* Copyright(c) 2019-2020 Realtek Corporation 3e3ec7017SPing-Ke Shih */ 4e3ec7017SPing-Ke Shih 5e3ec7017SPing-Ke Shih #include "cam.h" 6e3ec7017SPing-Ke Shih #include "debug.h" 7e3ec7017SPing-Ke Shih #include "fw.h" 8e3ec7017SPing-Ke Shih #include "mac.h" 9e3ec7017SPing-Ke Shih #include "ps.h" 10e3ec7017SPing-Ke Shih #include "reg.h" 11e3ec7017SPing-Ke Shih #include "util.h" 12e3ec7017SPing-Ke Shih 13e3ec7017SPing-Ke Shih int rtw89_mac_check_mac_en(struct rtw89_dev *rtwdev, u8 mac_idx, 14e3ec7017SPing-Ke Shih enum rtw89_mac_hwmod_sel sel) 15e3ec7017SPing-Ke Shih { 16e3ec7017SPing-Ke Shih u32 val, r_val; 17e3ec7017SPing-Ke Shih 18e3ec7017SPing-Ke Shih if (sel == RTW89_DMAC_SEL) { 19e3ec7017SPing-Ke Shih r_val = rtw89_read32(rtwdev, R_AX_DMAC_FUNC_EN); 20e3ec7017SPing-Ke Shih val = (B_AX_MAC_FUNC_EN | B_AX_DMAC_FUNC_EN); 21e3ec7017SPing-Ke Shih } else if (sel == RTW89_CMAC_SEL && mac_idx == 0) { 22e3ec7017SPing-Ke Shih r_val = rtw89_read32(rtwdev, R_AX_CMAC_FUNC_EN); 23e3ec7017SPing-Ke Shih val = B_AX_CMAC_EN; 24e3ec7017SPing-Ke Shih } else if (sel == RTW89_CMAC_SEL && mac_idx == 1) { 25e3ec7017SPing-Ke Shih r_val = rtw89_read32(rtwdev, R_AX_SYS_ISO_CTRL_EXTEND); 26e3ec7017SPing-Ke Shih val = B_AX_CMAC1_FEN; 27e3ec7017SPing-Ke Shih } else { 28e3ec7017SPing-Ke Shih return -EINVAL; 29e3ec7017SPing-Ke Shih } 30e3ec7017SPing-Ke Shih if (r_val == RTW89_R32_EA || r_val == RTW89_R32_DEAD || 31e3ec7017SPing-Ke Shih (val & r_val) != val) 32e3ec7017SPing-Ke Shih return -EFAULT; 33e3ec7017SPing-Ke Shih 34e3ec7017SPing-Ke Shih return 0; 35e3ec7017SPing-Ke Shih } 36e3ec7017SPing-Ke Shih 37e3ec7017SPing-Ke Shih int rtw89_mac_write_lte(struct rtw89_dev *rtwdev, const u32 offset, u32 val) 38e3ec7017SPing-Ke Shih { 39e3ec7017SPing-Ke Shih u8 lte_ctrl; 40e3ec7017SPing-Ke Shih int ret; 41e3ec7017SPing-Ke Shih 42e3ec7017SPing-Ke Shih ret = read_poll_timeout(rtw89_read8, lte_ctrl, (lte_ctrl & BIT(5)) != 0, 43e3ec7017SPing-Ke Shih 50, 50000, false, rtwdev, R_AX_LTE_CTRL + 3); 44e3ec7017SPing-Ke Shih if (ret) 45e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]lte not ready(W)\n"); 46e3ec7017SPing-Ke Shih 47e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_LTE_WDATA, val); 48e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_LTE_CTRL, 0xC00F0000 | offset); 49e3ec7017SPing-Ke Shih 50e3ec7017SPing-Ke Shih return ret; 51e3ec7017SPing-Ke Shih } 52e3ec7017SPing-Ke Shih 53e3ec7017SPing-Ke Shih int rtw89_mac_read_lte(struct rtw89_dev *rtwdev, const u32 offset, u32 *val) 54e3ec7017SPing-Ke Shih { 55e3ec7017SPing-Ke Shih u8 lte_ctrl; 56e3ec7017SPing-Ke Shih int ret; 57e3ec7017SPing-Ke Shih 58e3ec7017SPing-Ke Shih ret = read_poll_timeout(rtw89_read8, lte_ctrl, (lte_ctrl & BIT(5)) != 0, 59e3ec7017SPing-Ke Shih 50, 50000, false, rtwdev, R_AX_LTE_CTRL + 3); 60e3ec7017SPing-Ke Shih if (ret) 61e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]lte not ready(W)\n"); 62e3ec7017SPing-Ke Shih 63e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_LTE_CTRL, 0x800F0000 | offset); 64e3ec7017SPing-Ke Shih *val = rtw89_read32(rtwdev, R_AX_LTE_RDATA); 65e3ec7017SPing-Ke Shih 66e3ec7017SPing-Ke Shih return ret; 67e3ec7017SPing-Ke Shih } 68e3ec7017SPing-Ke Shih 69e3ec7017SPing-Ke Shih static 70e3ec7017SPing-Ke Shih int dle_dfi_ctrl(struct rtw89_dev *rtwdev, struct rtw89_mac_dle_dfi_ctrl *ctrl) 71e3ec7017SPing-Ke Shih { 72e3ec7017SPing-Ke Shih u32 ctrl_reg, data_reg, ctrl_data; 73e3ec7017SPing-Ke Shih u32 val; 74e3ec7017SPing-Ke Shih int ret; 75e3ec7017SPing-Ke Shih 76e3ec7017SPing-Ke Shih switch (ctrl->type) { 77e3ec7017SPing-Ke Shih case DLE_CTRL_TYPE_WDE: 78e3ec7017SPing-Ke Shih ctrl_reg = R_AX_WDE_DBG_FUN_INTF_CTL; 79e3ec7017SPing-Ke Shih data_reg = R_AX_WDE_DBG_FUN_INTF_DATA; 80e3ec7017SPing-Ke Shih ctrl_data = FIELD_PREP(B_AX_WDE_DFI_TRGSEL_MASK, ctrl->target) | 81e3ec7017SPing-Ke Shih FIELD_PREP(B_AX_WDE_DFI_ADDR_MASK, ctrl->addr) | 82e3ec7017SPing-Ke Shih B_AX_WDE_DFI_ACTIVE; 83e3ec7017SPing-Ke Shih break; 84e3ec7017SPing-Ke Shih case DLE_CTRL_TYPE_PLE: 85e3ec7017SPing-Ke Shih ctrl_reg = R_AX_PLE_DBG_FUN_INTF_CTL; 86e3ec7017SPing-Ke Shih data_reg = R_AX_PLE_DBG_FUN_INTF_DATA; 87e3ec7017SPing-Ke Shih ctrl_data = FIELD_PREP(B_AX_PLE_DFI_TRGSEL_MASK, ctrl->target) | 88e3ec7017SPing-Ke Shih FIELD_PREP(B_AX_PLE_DFI_ADDR_MASK, ctrl->addr) | 89e3ec7017SPing-Ke Shih B_AX_PLE_DFI_ACTIVE; 90e3ec7017SPing-Ke Shih break; 91e3ec7017SPing-Ke Shih default: 92e3ec7017SPing-Ke Shih rtw89_warn(rtwdev, "[ERR] dfi ctrl type %d\n", ctrl->type); 93e3ec7017SPing-Ke Shih return -EINVAL; 94e3ec7017SPing-Ke Shih } 95e3ec7017SPing-Ke Shih 96e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, ctrl_reg, ctrl_data); 97e3ec7017SPing-Ke Shih 98e3ec7017SPing-Ke Shih ret = read_poll_timeout_atomic(rtw89_read32, val, !(val & B_AX_WDE_DFI_ACTIVE), 99e3ec7017SPing-Ke Shih 1, 1000, false, rtwdev, ctrl_reg); 100e3ec7017SPing-Ke Shih if (ret) { 101e3ec7017SPing-Ke Shih rtw89_warn(rtwdev, "[ERR] dle dfi ctrl 0x%X set 0x%X timeout\n", 102e3ec7017SPing-Ke Shih ctrl_reg, ctrl_data); 103e3ec7017SPing-Ke Shih return ret; 104e3ec7017SPing-Ke Shih } 105e3ec7017SPing-Ke Shih 106e3ec7017SPing-Ke Shih ctrl->out_data = rtw89_read32(rtwdev, data_reg); 107e3ec7017SPing-Ke Shih return 0; 108e3ec7017SPing-Ke Shih } 109e3ec7017SPing-Ke Shih 110e3ec7017SPing-Ke Shih static int dle_dfi_quota(struct rtw89_dev *rtwdev, 111e3ec7017SPing-Ke Shih struct rtw89_mac_dle_dfi_quota *quota) 112e3ec7017SPing-Ke Shih { 113e3ec7017SPing-Ke Shih struct rtw89_mac_dle_dfi_ctrl ctrl; 114e3ec7017SPing-Ke Shih int ret; 115e3ec7017SPing-Ke Shih 116e3ec7017SPing-Ke Shih ctrl.type = quota->dle_type; 117e3ec7017SPing-Ke Shih ctrl.target = DLE_DFI_TYPE_QUOTA; 118e3ec7017SPing-Ke Shih ctrl.addr = quota->qtaid; 119e3ec7017SPing-Ke Shih ret = dle_dfi_ctrl(rtwdev, &ctrl); 120e3ec7017SPing-Ke Shih if (ret) { 121e3ec7017SPing-Ke Shih rtw89_warn(rtwdev, "[ERR]dle_dfi_ctrl %d\n", ret); 122e3ec7017SPing-Ke Shih return ret; 123e3ec7017SPing-Ke Shih } 124e3ec7017SPing-Ke Shih 125e3ec7017SPing-Ke Shih quota->rsv_pgnum = FIELD_GET(B_AX_DLE_RSV_PGNUM, ctrl.out_data); 126e3ec7017SPing-Ke Shih quota->use_pgnum = FIELD_GET(B_AX_DLE_USE_PGNUM, ctrl.out_data); 127e3ec7017SPing-Ke Shih return 0; 128e3ec7017SPing-Ke Shih } 129e3ec7017SPing-Ke Shih 130e3ec7017SPing-Ke Shih static int dle_dfi_qempty(struct rtw89_dev *rtwdev, 131e3ec7017SPing-Ke Shih struct rtw89_mac_dle_dfi_qempty *qempty) 132e3ec7017SPing-Ke Shih { 133e3ec7017SPing-Ke Shih struct rtw89_mac_dle_dfi_ctrl ctrl; 134e3ec7017SPing-Ke Shih u32 ret; 135e3ec7017SPing-Ke Shih 136e3ec7017SPing-Ke Shih ctrl.type = qempty->dle_type; 137e3ec7017SPing-Ke Shih ctrl.target = DLE_DFI_TYPE_QEMPTY; 138e3ec7017SPing-Ke Shih ctrl.addr = qempty->grpsel; 139e3ec7017SPing-Ke Shih ret = dle_dfi_ctrl(rtwdev, &ctrl); 140e3ec7017SPing-Ke Shih if (ret) { 141e3ec7017SPing-Ke Shih rtw89_warn(rtwdev, "[ERR]dle_dfi_ctrl %d\n", ret); 142e3ec7017SPing-Ke Shih return ret; 143e3ec7017SPing-Ke Shih } 144e3ec7017SPing-Ke Shih 145e3ec7017SPing-Ke Shih qempty->qempty = FIELD_GET(B_AX_DLE_QEMPTY_GRP, ctrl.out_data); 146e3ec7017SPing-Ke Shih return 0; 147e3ec7017SPing-Ke Shih } 148e3ec7017SPing-Ke Shih 149e3ec7017SPing-Ke Shih static void dump_err_status_dispatcher(struct rtw89_dev *rtwdev) 150e3ec7017SPing-Ke Shih { 151e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_HOST_DISPATCHER_ALWAYS_IMR=0x%08x ", 152e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_HOST_DISPATCHER_ERR_IMR)); 153e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_HOST_DISPATCHER_ALWAYS_ISR=0x%08x\n", 154e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_HOST_DISPATCHER_ERR_ISR)); 155e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_CPU_DISPATCHER_ALWAYS_IMR=0x%08x ", 156e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_CPU_DISPATCHER_ERR_IMR)); 157e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_CPU_DISPATCHER_ALWAYS_ISR=0x%08x\n", 158e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_CPU_DISPATCHER_ERR_ISR)); 159e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_OTHER_DISPATCHER_ALWAYS_IMR=0x%08x ", 160e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_OTHER_DISPATCHER_ERR_IMR)); 161e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_OTHER_DISPATCHER_ALWAYS_ISR=0x%08x\n", 162e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_OTHER_DISPATCHER_ERR_ISR)); 163e3ec7017SPing-Ke Shih } 164e3ec7017SPing-Ke Shih 165e3ec7017SPing-Ke Shih static void rtw89_mac_dump_qta_lost(struct rtw89_dev *rtwdev) 166e3ec7017SPing-Ke Shih { 167e3ec7017SPing-Ke Shih struct rtw89_mac_dle_dfi_qempty qempty; 168e3ec7017SPing-Ke Shih struct rtw89_mac_dle_dfi_quota quota; 169e3ec7017SPing-Ke Shih struct rtw89_mac_dle_dfi_ctrl ctrl; 170e3ec7017SPing-Ke Shih u32 val, not_empty, i; 171e3ec7017SPing-Ke Shih int ret; 172e3ec7017SPing-Ke Shih 173e3ec7017SPing-Ke Shih qempty.dle_type = DLE_CTRL_TYPE_PLE; 174e3ec7017SPing-Ke Shih qempty.grpsel = 0; 17589e4a00fSÍñigo Huguet qempty.qempty = ~(u32)0; 176e3ec7017SPing-Ke Shih ret = dle_dfi_qempty(rtwdev, &qempty); 177e3ec7017SPing-Ke Shih if (ret) 178e3ec7017SPing-Ke Shih rtw89_warn(rtwdev, "%s: query DLE fail\n", __func__); 179e3ec7017SPing-Ke Shih else 180e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "DLE group0 empty: 0x%x\n", qempty.qempty); 181e3ec7017SPing-Ke Shih 182e3ec7017SPing-Ke Shih for (not_empty = ~qempty.qempty, i = 0; not_empty != 0; not_empty >>= 1, i++) { 183e3ec7017SPing-Ke Shih if (!(not_empty & BIT(0))) 184e3ec7017SPing-Ke Shih continue; 185e3ec7017SPing-Ke Shih ctrl.type = DLE_CTRL_TYPE_PLE; 186e3ec7017SPing-Ke Shih ctrl.target = DLE_DFI_TYPE_QLNKTBL; 187e3ec7017SPing-Ke Shih ctrl.addr = (QLNKTBL_ADDR_INFO_SEL_0 ? QLNKTBL_ADDR_INFO_SEL : 0) | 188e3ec7017SPing-Ke Shih FIELD_PREP(QLNKTBL_ADDR_TBL_IDX_MASK, i); 189e3ec7017SPing-Ke Shih ret = dle_dfi_ctrl(rtwdev, &ctrl); 190e3ec7017SPing-Ke Shih if (ret) 191e3ec7017SPing-Ke Shih rtw89_warn(rtwdev, "%s: query DLE fail\n", __func__); 192e3ec7017SPing-Ke Shih else 193e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "qidx%d pktcnt = %ld\n", i, 194e3ec7017SPing-Ke Shih FIELD_GET(QLNKTBL_DATA_SEL1_PKT_CNT_MASK, 195e3ec7017SPing-Ke Shih ctrl.out_data)); 196e3ec7017SPing-Ke Shih } 197e3ec7017SPing-Ke Shih 198e3ec7017SPing-Ke Shih quota.dle_type = DLE_CTRL_TYPE_PLE; 199e3ec7017SPing-Ke Shih quota.qtaid = 6; 200e3ec7017SPing-Ke Shih ret = dle_dfi_quota(rtwdev, "a); 201e3ec7017SPing-Ke Shih if (ret) 202e3ec7017SPing-Ke Shih rtw89_warn(rtwdev, "%s: query DLE fail\n", __func__); 203e3ec7017SPing-Ke Shih else 204e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "quota6 rsv/use: 0x%x/0x%x\n", 205e3ec7017SPing-Ke Shih quota.rsv_pgnum, quota.use_pgnum); 206e3ec7017SPing-Ke Shih 207e3ec7017SPing-Ke Shih val = rtw89_read32(rtwdev, R_AX_PLE_QTA6_CFG); 208e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "[PLE][CMAC0_RX]min_pgnum=0x%lx\n", 209e3ec7017SPing-Ke Shih FIELD_GET(B_AX_PLE_Q6_MIN_SIZE_MASK, val)); 210e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "[PLE][CMAC0_RX]max_pgnum=0x%lx\n", 211e3ec7017SPing-Ke Shih FIELD_GET(B_AX_PLE_Q6_MAX_SIZE_MASK, val)); 212e3ec7017SPing-Ke Shih 213e3ec7017SPing-Ke Shih dump_err_status_dispatcher(rtwdev); 214e3ec7017SPing-Ke Shih } 215e3ec7017SPing-Ke Shih 216e3ec7017SPing-Ke Shih static void rtw89_mac_dump_l0_to_l1(struct rtw89_dev *rtwdev, 217e3ec7017SPing-Ke Shih enum mac_ax_err_info err) 218e3ec7017SPing-Ke Shih { 219e3ec7017SPing-Ke Shih u32 dbg, event; 220e3ec7017SPing-Ke Shih 221e3ec7017SPing-Ke Shih dbg = rtw89_read32(rtwdev, R_AX_SER_DBG_INFO); 222e3ec7017SPing-Ke Shih event = FIELD_GET(B_AX_L0_TO_L1_EVENT_MASK, dbg); 223e3ec7017SPing-Ke Shih 224e3ec7017SPing-Ke Shih switch (event) { 225e3ec7017SPing-Ke Shih case MAC_AX_L0_TO_L1_RX_QTA_LOST: 226e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "quota lost!\n"); 227e3ec7017SPing-Ke Shih rtw89_mac_dump_qta_lost(rtwdev); 228e3ec7017SPing-Ke Shih break; 229e3ec7017SPing-Ke Shih default: 230e3ec7017SPing-Ke Shih break; 231e3ec7017SPing-Ke Shih } 232e3ec7017SPing-Ke Shih } 233e3ec7017SPing-Ke Shih 234e3ec7017SPing-Ke Shih static void rtw89_mac_dump_err_status(struct rtw89_dev *rtwdev, 235e3ec7017SPing-Ke Shih enum mac_ax_err_info err) 236e3ec7017SPing-Ke Shih { 237e3ec7017SPing-Ke Shih u32 dmac_err, cmac_err; 238e3ec7017SPing-Ke Shih 239e3ec7017SPing-Ke Shih if (err != MAC_AX_ERR_L1_ERR_DMAC && 240e3ec7017SPing-Ke Shih err != MAC_AX_ERR_L0_PROMOTE_TO_L1) 241e3ec7017SPing-Ke Shih return; 242e3ec7017SPing-Ke Shih 243e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "--->\nerr=0x%x\n", err); 244e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_SER_DBG_INFO =0x%08x\n", 245e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_SER_DBG_INFO)); 246e3ec7017SPing-Ke Shih 247e3ec7017SPing-Ke Shih cmac_err = rtw89_read32(rtwdev, R_AX_CMAC_ERR_ISR); 248e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_CMAC_ERR_ISR =0x%08x\n", cmac_err); 249e3ec7017SPing-Ke Shih dmac_err = rtw89_read32(rtwdev, R_AX_DMAC_ERR_ISR); 250e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_DMAC_ERR_ISR =0x%08x\n", dmac_err); 251e3ec7017SPing-Ke Shih 252e3ec7017SPing-Ke Shih if (dmac_err) { 253e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_WDE_ERR_FLAG_CFG =0x%08x ", 254e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_WDE_ERR_FLAG_CFG)); 255e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_PLE_ERR_FLAG_CFG =0x%08x\n", 256e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_PLE_ERR_FLAG_CFG)); 257e3ec7017SPing-Ke Shih } 258e3ec7017SPing-Ke Shih 259e3ec7017SPing-Ke Shih if (dmac_err & B_AX_WDRLS_ERR_FLAG) { 260e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_WDRLS_ERR_IMR =0x%08x ", 261e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_WDRLS_ERR_IMR)); 262e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_WDRLS_ERR_ISR =0x%08x\n", 263e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_WDRLS_ERR_ISR)); 264e3ec7017SPing-Ke Shih } 265e3ec7017SPing-Ke Shih 266e3ec7017SPing-Ke Shih if (dmac_err & B_AX_WSEC_ERR_FLAG) { 267e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_SEC_ERR_IMR_ISR =0x%08x\n", 268e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_SEC_DEBUG)); 269e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "SEC_local_Register 0x9D00 =0x%08x\n", 270e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_SEC_ENG_CTRL)); 271e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "SEC_local_Register 0x9D04 =0x%08x\n", 272e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_SEC_MPDU_PROC)); 273e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "SEC_local_Register 0x9D10 =0x%08x\n", 274e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_SEC_CAM_ACCESS)); 275e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "SEC_local_Register 0x9D14 =0x%08x\n", 276e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_SEC_CAM_RDATA)); 277e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "SEC_local_Register 0x9D18 =0x%08x\n", 278e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_SEC_CAM_WDATA)); 279e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "SEC_local_Register 0x9D20 =0x%08x\n", 280e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_SEC_TX_DEBUG)); 281e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "SEC_local_Register 0x9D24 =0x%08x\n", 282e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_SEC_RX_DEBUG)); 283e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "SEC_local_Register 0x9D28 =0x%08x\n", 284e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_SEC_TRX_PKT_CNT)); 285e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "SEC_local_Register 0x9D2C =0x%08x\n", 286e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_SEC_TRX_BLK_CNT)); 287e3ec7017SPing-Ke Shih } 288e3ec7017SPing-Ke Shih 289e3ec7017SPing-Ke Shih if (dmac_err & B_AX_MPDU_ERR_FLAG) { 290e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_MPDU_TX_ERR_IMR =0x%08x ", 291e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_MPDU_TX_ERR_IMR)); 292e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_MPDU_TX_ERR_ISR =0x%08x\n", 293e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_MPDU_TX_ERR_ISR)); 294e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_MPDU_RX_ERR_IMR =0x%08x ", 295e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_MPDU_RX_ERR_IMR)); 296e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_MPDU_RX_ERR_ISR =0x%08x\n", 297e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_MPDU_RX_ERR_ISR)); 298e3ec7017SPing-Ke Shih } 299e3ec7017SPing-Ke Shih 300e3ec7017SPing-Ke Shih if (dmac_err & B_AX_STA_SCHEDULER_ERR_FLAG) { 301e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_STA_SCHEDULER_ERR_IMR =0x%08x ", 302e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_STA_SCHEDULER_ERR_IMR)); 303e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_STA_SCHEDULER_ERR_ISR= 0x%08x\n", 304e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_STA_SCHEDULER_ERR_ISR)); 305e3ec7017SPing-Ke Shih } 306e3ec7017SPing-Ke Shih 307e3ec7017SPing-Ke Shih if (dmac_err & B_AX_WDE_DLE_ERR_FLAG) { 308e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_WDE_ERR_IMR=0x%08x ", 309e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_WDE_ERR_IMR)); 310e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_WDE_ERR_ISR=0x%08x\n", 311e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_WDE_ERR_ISR)); 312e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_PLE_ERR_IMR=0x%08x ", 313e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_PLE_ERR_IMR)); 314e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_PLE_ERR_FLAG_ISR=0x%08x\n", 315e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_PLE_ERR_FLAG_ISR)); 316e3ec7017SPing-Ke Shih dump_err_status_dispatcher(rtwdev); 317e3ec7017SPing-Ke Shih } 318e3ec7017SPing-Ke Shih 319e3ec7017SPing-Ke Shih if (dmac_err & B_AX_TXPKTCTRL_ERR_FLAG) { 320e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_TXPKTCTL_ERR_IMR_ISR=0x%08x\n", 321e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_TXPKTCTL_ERR_IMR_ISR)); 322e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_TXPKTCTL_ERR_IMR_ISR_B1=0x%08x\n", 323e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_TXPKTCTL_ERR_IMR_ISR_B1)); 324e3ec7017SPing-Ke Shih } 325e3ec7017SPing-Ke Shih 326e3ec7017SPing-Ke Shih if (dmac_err & B_AX_PLE_DLE_ERR_FLAG) { 327e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_WDE_ERR_IMR=0x%08x ", 328e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_WDE_ERR_IMR)); 329e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_WDE_ERR_ISR=0x%08x\n", 330e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_WDE_ERR_ISR)); 331e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_PLE_ERR_IMR=0x%08x ", 332e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_PLE_ERR_IMR)); 333e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_PLE_ERR_FLAG_ISR=0x%08x\n", 334e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_PLE_ERR_FLAG_ISR)); 335e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_WD_CPUQ_OP_0=0x%08x\n", 336e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_WD_CPUQ_OP_0)); 337e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_WD_CPUQ_OP_1=0x%08x\n", 338e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_WD_CPUQ_OP_1)); 339e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_WD_CPUQ_OP_2=0x%08x\n", 340e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_WD_CPUQ_OP_2)); 341e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_WD_CPUQ_OP_STATUS=0x%08x\n", 342e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_WD_CPUQ_OP_STATUS)); 343e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_PL_CPUQ_OP_0=0x%08x\n", 344e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_PL_CPUQ_OP_0)); 345e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_PL_CPUQ_OP_1=0x%08x\n", 346e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_PL_CPUQ_OP_1)); 347e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_PL_CPUQ_OP_2=0x%08x\n", 348e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_PL_CPUQ_OP_2)); 349e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_PL_CPUQ_OP_STATUS=0x%08x\n", 350e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_PL_CPUQ_OP_STATUS)); 351e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_RXDMA_PKT_INFO_0=0x%08x\n", 352e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_RXDMA_PKT_INFO_0)); 353e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_RXDMA_PKT_INFO_1=0x%08x\n", 354e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_RXDMA_PKT_INFO_1)); 355e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_RXDMA_PKT_INFO_2=0x%08x\n", 356e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_RXDMA_PKT_INFO_2)); 357e3ec7017SPing-Ke Shih dump_err_status_dispatcher(rtwdev); 358e3ec7017SPing-Ke Shih } 359e3ec7017SPing-Ke Shih 360e3ec7017SPing-Ke Shih if (dmac_err & B_AX_PKTIN_ERR_FLAG) { 361e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_PKTIN_ERR_IMR =0x%08x ", 362e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_PKTIN_ERR_IMR)); 363e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_PKTIN_ERR_ISR =0x%08x\n", 364e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_PKTIN_ERR_ISR)); 365e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_PKTIN_ERR_IMR =0x%08x ", 366e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_PKTIN_ERR_IMR)); 367e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_PKTIN_ERR_ISR =0x%08x\n", 368e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_PKTIN_ERR_ISR)); 369e3ec7017SPing-Ke Shih } 370e3ec7017SPing-Ke Shih 371e3ec7017SPing-Ke Shih if (dmac_err & B_AX_DISPATCH_ERR_FLAG) 372e3ec7017SPing-Ke Shih dump_err_status_dispatcher(rtwdev); 373e3ec7017SPing-Ke Shih 374e3ec7017SPing-Ke Shih if (dmac_err & B_AX_DLE_CPUIO_ERR_FLAG) { 375e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_CPUIO_ERR_IMR=0x%08x ", 376e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_CPUIO_ERR_IMR)); 377e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_CPUIO_ERR_ISR=0x%08x\n", 378e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_CPUIO_ERR_ISR)); 379e3ec7017SPing-Ke Shih } 380e3ec7017SPing-Ke Shih 381e3ec7017SPing-Ke Shih if (dmac_err & BIT(11)) { 382e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_BBRPT_COM_ERR_IMR_ISR=0x%08x\n", 383e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_BBRPT_COM_ERR_IMR_ISR)); 384e3ec7017SPing-Ke Shih } 385e3ec7017SPing-Ke Shih 386e3ec7017SPing-Ke Shih if (cmac_err & B_AX_SCHEDULE_TOP_ERR_IND) { 387e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_SCHEDULE_ERR_IMR=0x%08x ", 388e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_SCHEDULE_ERR_IMR)); 389e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_SCHEDULE_ERR_ISR=0x%04x\n", 390e3ec7017SPing-Ke Shih rtw89_read16(rtwdev, R_AX_SCHEDULE_ERR_ISR)); 391e3ec7017SPing-Ke Shih } 392e3ec7017SPing-Ke Shih 393e3ec7017SPing-Ke Shih if (cmac_err & B_AX_PTCL_TOP_ERR_IND) { 394e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_PTCL_IMR0=0x%08x ", 395e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_PTCL_IMR0)); 396e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_PTCL_ISR0=0x%08x\n", 397e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_PTCL_ISR0)); 398e3ec7017SPing-Ke Shih } 399e3ec7017SPing-Ke Shih 400e3ec7017SPing-Ke Shih if (cmac_err & B_AX_DMA_TOP_ERR_IND) { 401e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_DLE_CTRL=0x%08x\n", 402e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_DLE_CTRL)); 403e3ec7017SPing-Ke Shih } 404e3ec7017SPing-Ke Shih 405e3ec7017SPing-Ke Shih if (cmac_err & B_AX_PHYINTF_ERR_IND) { 406e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_PHYINFO_ERR_IMR=0x%08x\n", 407e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_PHYINFO_ERR_IMR)); 408e3ec7017SPing-Ke Shih } 409e3ec7017SPing-Ke Shih 410e3ec7017SPing-Ke Shih if (cmac_err & B_AX_TXPWR_CTRL_ERR_IND) { 411e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_TXPWR_IMR=0x%08x ", 412e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_TXPWR_IMR)); 413e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_TXPWR_ISR=0x%08x\n", 414e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_TXPWR_ISR)); 415e3ec7017SPing-Ke Shih } 416e3ec7017SPing-Ke Shih 417e3ec7017SPing-Ke Shih if (cmac_err & B_AX_WMAC_RX_ERR_IND) { 418e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_DBGSEL_TRXPTCL=0x%08x ", 419e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_DBGSEL_TRXPTCL)); 420e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_PHYINFO_ERR_ISR=0x%08x\n", 421e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_PHYINFO_ERR_ISR)); 422e3ec7017SPing-Ke Shih } 423e3ec7017SPing-Ke Shih 424e3ec7017SPing-Ke Shih if (cmac_err & B_AX_WMAC_TX_ERR_IND) { 425e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_TMAC_ERR_IMR_ISR=0x%08x ", 426e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_TMAC_ERR_IMR_ISR)); 427e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "R_AX_DBGSEL_TRXPTCL=0x%08x\n", 428e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_DBGSEL_TRXPTCL)); 429e3ec7017SPing-Ke Shih } 430e3ec7017SPing-Ke Shih 431e3ec7017SPing-Ke Shih rtwdev->hci.ops->dump_err_status(rtwdev); 432e3ec7017SPing-Ke Shih 433e3ec7017SPing-Ke Shih if (err == MAC_AX_ERR_L0_PROMOTE_TO_L1) 434e3ec7017SPing-Ke Shih rtw89_mac_dump_l0_to_l1(rtwdev, err); 435e3ec7017SPing-Ke Shih 436e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "<---\n"); 437e3ec7017SPing-Ke Shih } 438e3ec7017SPing-Ke Shih 439e3ec7017SPing-Ke Shih u32 rtw89_mac_get_err_status(struct rtw89_dev *rtwdev) 440e3ec7017SPing-Ke Shih { 441e3ec7017SPing-Ke Shih u32 err; 442e3ec7017SPing-Ke Shih int ret; 443e3ec7017SPing-Ke Shih 444e3ec7017SPing-Ke Shih ret = read_poll_timeout(rtw89_read32, err, (err != 0), 1000, 100000, 445e3ec7017SPing-Ke Shih false, rtwdev, R_AX_HALT_C2H_CTRL); 446e3ec7017SPing-Ke Shih if (ret) { 447e3ec7017SPing-Ke Shih rtw89_warn(rtwdev, "Polling FW err status fail\n"); 448e3ec7017SPing-Ke Shih return ret; 449e3ec7017SPing-Ke Shih } 450e3ec7017SPing-Ke Shih 451e3ec7017SPing-Ke Shih err = rtw89_read32(rtwdev, R_AX_HALT_C2H); 452e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_HALT_C2H_CTRL, 0); 453e3ec7017SPing-Ke Shih 454e3ec7017SPing-Ke Shih rtw89_fw_st_dbg_dump(rtwdev); 455e3ec7017SPing-Ke Shih rtw89_mac_dump_err_status(rtwdev, err); 456e3ec7017SPing-Ke Shih 457e3ec7017SPing-Ke Shih return err; 458e3ec7017SPing-Ke Shih } 459e3ec7017SPing-Ke Shih EXPORT_SYMBOL(rtw89_mac_get_err_status); 460e3ec7017SPing-Ke Shih 461e3ec7017SPing-Ke Shih int rtw89_mac_set_err_status(struct rtw89_dev *rtwdev, u32 err) 462e3ec7017SPing-Ke Shih { 463e3ec7017SPing-Ke Shih u32 halt; 464e3ec7017SPing-Ke Shih int ret = 0; 465e3ec7017SPing-Ke Shih 466e3ec7017SPing-Ke Shih if (err > MAC_AX_SET_ERR_MAX) { 467e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "Bad set-err-status value 0x%08x\n", err); 468e3ec7017SPing-Ke Shih return -EINVAL; 469e3ec7017SPing-Ke Shih } 470e3ec7017SPing-Ke Shih 471e3ec7017SPing-Ke Shih ret = read_poll_timeout(rtw89_read32, halt, (halt == 0x0), 1000, 472e3ec7017SPing-Ke Shih 100000, false, rtwdev, R_AX_HALT_H2C_CTRL); 473e3ec7017SPing-Ke Shih if (ret) { 474e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "FW doesn't receive previous msg\n"); 475e3ec7017SPing-Ke Shih return -EFAULT; 476e3ec7017SPing-Ke Shih } 477e3ec7017SPing-Ke Shih 478e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_HALT_H2C, err); 479e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_HALT_H2C_CTRL, B_AX_HALT_H2C_TRIGGER); 480e3ec7017SPing-Ke Shih 481e3ec7017SPing-Ke Shih return 0; 482e3ec7017SPing-Ke Shih } 483e3ec7017SPing-Ke Shih EXPORT_SYMBOL(rtw89_mac_set_err_status); 484e3ec7017SPing-Ke Shih 485861e58c8SZong-Zhe Yang const struct rtw89_hfc_prec_cfg rtw89_hfc_preccfg_pcie = { 486e3ec7017SPing-Ke Shih 2, 40, 0, 0, 1, 0, 0, 0 487e3ec7017SPing-Ke Shih }; 488861e58c8SZong-Zhe Yang EXPORT_SYMBOL(rtw89_hfc_preccfg_pcie); 489e3ec7017SPing-Ke Shih 490e3ec7017SPing-Ke Shih static int hfc_reset_param(struct rtw89_dev *rtwdev) 491e3ec7017SPing-Ke Shih { 492e3ec7017SPing-Ke Shih struct rtw89_hfc_param *param = &rtwdev->mac.hfc_param; 493e3ec7017SPing-Ke Shih struct rtw89_hfc_param_ini param_ini = {NULL}; 494e3ec7017SPing-Ke Shih u8 qta_mode = rtwdev->mac.dle_info.qta_mode; 495e3ec7017SPing-Ke Shih 496e3ec7017SPing-Ke Shih switch (rtwdev->hci.type) { 497e3ec7017SPing-Ke Shih case RTW89_HCI_TYPE_PCIE: 498e3ec7017SPing-Ke Shih param_ini = rtwdev->chip->hfc_param_ini[qta_mode]; 499e3ec7017SPing-Ke Shih param->en = 0; 500e3ec7017SPing-Ke Shih break; 501e3ec7017SPing-Ke Shih default: 502e3ec7017SPing-Ke Shih return -EINVAL; 503e3ec7017SPing-Ke Shih } 504e3ec7017SPing-Ke Shih 505e3ec7017SPing-Ke Shih if (param_ini.pub_cfg) 506e3ec7017SPing-Ke Shih param->pub_cfg = *param_ini.pub_cfg; 507e3ec7017SPing-Ke Shih 508e3ec7017SPing-Ke Shih if (param_ini.prec_cfg) { 509e3ec7017SPing-Ke Shih param->prec_cfg = *param_ini.prec_cfg; 510e3ec7017SPing-Ke Shih rtwdev->hal.sw_amsdu_max_size = 511e3ec7017SPing-Ke Shih param->prec_cfg.wp_ch07_prec * HFC_PAGE_UNIT; 512e3ec7017SPing-Ke Shih } 513e3ec7017SPing-Ke Shih 514e3ec7017SPing-Ke Shih if (param_ini.ch_cfg) 515e3ec7017SPing-Ke Shih param->ch_cfg = param_ini.ch_cfg; 516e3ec7017SPing-Ke Shih 517e3ec7017SPing-Ke Shih memset(¶m->ch_info, 0, sizeof(param->ch_info)); 518e3ec7017SPing-Ke Shih memset(¶m->pub_info, 0, sizeof(param->pub_info)); 519e3ec7017SPing-Ke Shih param->mode = param_ini.mode; 520e3ec7017SPing-Ke Shih 521e3ec7017SPing-Ke Shih return 0; 522e3ec7017SPing-Ke Shih } 523e3ec7017SPing-Ke Shih 524e3ec7017SPing-Ke Shih static int hfc_ch_cfg_chk(struct rtw89_dev *rtwdev, u8 ch) 525e3ec7017SPing-Ke Shih { 526e3ec7017SPing-Ke Shih struct rtw89_hfc_param *param = &rtwdev->mac.hfc_param; 527e3ec7017SPing-Ke Shih const struct rtw89_hfc_ch_cfg *ch_cfg = param->ch_cfg; 528e3ec7017SPing-Ke Shih const struct rtw89_hfc_pub_cfg *pub_cfg = ¶m->pub_cfg; 529e3ec7017SPing-Ke Shih const struct rtw89_hfc_prec_cfg *prec_cfg = ¶m->prec_cfg; 530e3ec7017SPing-Ke Shih 531e3ec7017SPing-Ke Shih if (ch >= RTW89_DMA_CH_NUM) 532e3ec7017SPing-Ke Shih return -EINVAL; 533e3ec7017SPing-Ke Shih 534e3ec7017SPing-Ke Shih if ((ch_cfg[ch].min && ch_cfg[ch].min < prec_cfg->ch011_prec) || 535e3ec7017SPing-Ke Shih ch_cfg[ch].max > pub_cfg->pub_max) 536e3ec7017SPing-Ke Shih return -EINVAL; 537e3ec7017SPing-Ke Shih if (ch_cfg[ch].grp >= grp_num) 538e3ec7017SPing-Ke Shih return -EINVAL; 539e3ec7017SPing-Ke Shih 540e3ec7017SPing-Ke Shih return 0; 541e3ec7017SPing-Ke Shih } 542e3ec7017SPing-Ke Shih 543e3ec7017SPing-Ke Shih static int hfc_pub_info_chk(struct rtw89_dev *rtwdev) 544e3ec7017SPing-Ke Shih { 545e3ec7017SPing-Ke Shih struct rtw89_hfc_param *param = &rtwdev->mac.hfc_param; 546e3ec7017SPing-Ke Shih const struct rtw89_hfc_pub_cfg *cfg = ¶m->pub_cfg; 547e3ec7017SPing-Ke Shih struct rtw89_hfc_pub_info *info = ¶m->pub_info; 548e3ec7017SPing-Ke Shih 549e3ec7017SPing-Ke Shih if (info->g0_used + info->g1_used + info->pub_aval != cfg->pub_max) { 550e3ec7017SPing-Ke Shih if (rtwdev->chip->chip_id == RTL8852A) 551e3ec7017SPing-Ke Shih return 0; 552e3ec7017SPing-Ke Shih else 553e3ec7017SPing-Ke Shih return -EFAULT; 554e3ec7017SPing-Ke Shih } 555e3ec7017SPing-Ke Shih 556e3ec7017SPing-Ke Shih return 0; 557e3ec7017SPing-Ke Shih } 558e3ec7017SPing-Ke Shih 559e3ec7017SPing-Ke Shih static int hfc_pub_cfg_chk(struct rtw89_dev *rtwdev) 560e3ec7017SPing-Ke Shih { 561e3ec7017SPing-Ke Shih struct rtw89_hfc_param *param = &rtwdev->mac.hfc_param; 562e3ec7017SPing-Ke Shih const struct rtw89_hfc_pub_cfg *pub_cfg = ¶m->pub_cfg; 563e3ec7017SPing-Ke Shih 564e3ec7017SPing-Ke Shih if (pub_cfg->grp0 + pub_cfg->grp1 != pub_cfg->pub_max) 565c6477cb2SKevin Lo return -EFAULT; 566e3ec7017SPing-Ke Shih 567e3ec7017SPing-Ke Shih return 0; 568e3ec7017SPing-Ke Shih } 569e3ec7017SPing-Ke Shih 570e3ec7017SPing-Ke Shih static int hfc_ch_ctrl(struct rtw89_dev *rtwdev, u8 ch) 571e3ec7017SPing-Ke Shih { 572ab8a5671SPing-Ke Shih const struct rtw89_chip_info *chip = rtwdev->chip; 573ab8a5671SPing-Ke Shih const struct rtw89_page_regs *regs = chip->page_regs; 574e3ec7017SPing-Ke Shih struct rtw89_hfc_param *param = &rtwdev->mac.hfc_param; 575e3ec7017SPing-Ke Shih const struct rtw89_hfc_ch_cfg *cfg = param->ch_cfg; 576e3ec7017SPing-Ke Shih int ret = 0; 577e3ec7017SPing-Ke Shih u32 val = 0; 578e3ec7017SPing-Ke Shih 579e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, RTW89_MAC_0, RTW89_DMAC_SEL); 580e3ec7017SPing-Ke Shih if (ret) 581e3ec7017SPing-Ke Shih return ret; 582e3ec7017SPing-Ke Shih 583e3ec7017SPing-Ke Shih ret = hfc_ch_cfg_chk(rtwdev, ch); 584e3ec7017SPing-Ke Shih if (ret) 585e3ec7017SPing-Ke Shih return ret; 586e3ec7017SPing-Ke Shih 587e3ec7017SPing-Ke Shih if (ch > RTW89_DMA_B1HI) 588e3ec7017SPing-Ke Shih return -EINVAL; 589e3ec7017SPing-Ke Shih 590e3ec7017SPing-Ke Shih val = u32_encode_bits(cfg[ch].min, B_AX_MIN_PG_MASK) | 591e3ec7017SPing-Ke Shih u32_encode_bits(cfg[ch].max, B_AX_MAX_PG_MASK) | 592e3ec7017SPing-Ke Shih (cfg[ch].grp ? B_AX_GRP : 0); 593ab8a5671SPing-Ke Shih rtw89_write32(rtwdev, regs->ach_page_ctrl + ch * 4, val); 594e3ec7017SPing-Ke Shih 595e3ec7017SPing-Ke Shih return 0; 596e3ec7017SPing-Ke Shih } 597e3ec7017SPing-Ke Shih 598e3ec7017SPing-Ke Shih static int hfc_upd_ch_info(struct rtw89_dev *rtwdev, u8 ch) 599e3ec7017SPing-Ke Shih { 600ab8a5671SPing-Ke Shih const struct rtw89_chip_info *chip = rtwdev->chip; 601ab8a5671SPing-Ke Shih const struct rtw89_page_regs *regs = chip->page_regs; 602e3ec7017SPing-Ke Shih struct rtw89_hfc_param *param = &rtwdev->mac.hfc_param; 603e3ec7017SPing-Ke Shih struct rtw89_hfc_ch_info *info = param->ch_info; 604e3ec7017SPing-Ke Shih const struct rtw89_hfc_ch_cfg *cfg = param->ch_cfg; 605e3ec7017SPing-Ke Shih u32 val; 606e3ec7017SPing-Ke Shih u32 ret; 607e3ec7017SPing-Ke Shih 608e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, RTW89_MAC_0, RTW89_DMAC_SEL); 609e3ec7017SPing-Ke Shih if (ret) 610e3ec7017SPing-Ke Shih return ret; 611e3ec7017SPing-Ke Shih 612e3ec7017SPing-Ke Shih if (ch > RTW89_DMA_H2C) 613e3ec7017SPing-Ke Shih return -EINVAL; 614e3ec7017SPing-Ke Shih 615ab8a5671SPing-Ke Shih val = rtw89_read32(rtwdev, regs->ach_page_info + ch * 4); 616e3ec7017SPing-Ke Shih info[ch].aval = u32_get_bits(val, B_AX_AVAL_PG_MASK); 617e3ec7017SPing-Ke Shih if (ch < RTW89_DMA_H2C) 618e3ec7017SPing-Ke Shih info[ch].used = u32_get_bits(val, B_AX_USE_PG_MASK); 619e3ec7017SPing-Ke Shih else 620e3ec7017SPing-Ke Shih info[ch].used = cfg[ch].min - info[ch].aval; 621e3ec7017SPing-Ke Shih 622e3ec7017SPing-Ke Shih return 0; 623e3ec7017SPing-Ke Shih } 624e3ec7017SPing-Ke Shih 625e3ec7017SPing-Ke Shih static int hfc_pub_ctrl(struct rtw89_dev *rtwdev) 626e3ec7017SPing-Ke Shih { 627ab8a5671SPing-Ke Shih const struct rtw89_chip_info *chip = rtwdev->chip; 628ab8a5671SPing-Ke Shih const struct rtw89_page_regs *regs = chip->page_regs; 629e3ec7017SPing-Ke Shih const struct rtw89_hfc_pub_cfg *cfg = &rtwdev->mac.hfc_param.pub_cfg; 630e3ec7017SPing-Ke Shih u32 val; 631e3ec7017SPing-Ke Shih int ret; 632e3ec7017SPing-Ke Shih 633e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, RTW89_MAC_0, RTW89_DMAC_SEL); 634e3ec7017SPing-Ke Shih if (ret) 635e3ec7017SPing-Ke Shih return ret; 636e3ec7017SPing-Ke Shih 637e3ec7017SPing-Ke Shih ret = hfc_pub_cfg_chk(rtwdev); 638e3ec7017SPing-Ke Shih if (ret) 639e3ec7017SPing-Ke Shih return ret; 640e3ec7017SPing-Ke Shih 641e3ec7017SPing-Ke Shih val = u32_encode_bits(cfg->grp0, B_AX_PUBPG_G0_MASK) | 642e3ec7017SPing-Ke Shih u32_encode_bits(cfg->grp1, B_AX_PUBPG_G1_MASK); 643ab8a5671SPing-Ke Shih rtw89_write32(rtwdev, regs->pub_page_ctrl1, val); 644e3ec7017SPing-Ke Shih 645e3ec7017SPing-Ke Shih val = u32_encode_bits(cfg->wp_thrd, B_AX_WP_THRD_MASK); 646ab8a5671SPing-Ke Shih rtw89_write32(rtwdev, regs->wp_page_ctrl2, val); 647e3ec7017SPing-Ke Shih 648e3ec7017SPing-Ke Shih return 0; 649e3ec7017SPing-Ke Shih } 650e3ec7017SPing-Ke Shih 651e3ec7017SPing-Ke Shih static int hfc_upd_mix_info(struct rtw89_dev *rtwdev) 652e3ec7017SPing-Ke Shih { 653ab8a5671SPing-Ke Shih const struct rtw89_chip_info *chip = rtwdev->chip; 654ab8a5671SPing-Ke Shih const struct rtw89_page_regs *regs = chip->page_regs; 655e3ec7017SPing-Ke Shih struct rtw89_hfc_param *param = &rtwdev->mac.hfc_param; 656e3ec7017SPing-Ke Shih struct rtw89_hfc_pub_cfg *pub_cfg = ¶m->pub_cfg; 657e3ec7017SPing-Ke Shih struct rtw89_hfc_prec_cfg *prec_cfg = ¶m->prec_cfg; 658e3ec7017SPing-Ke Shih struct rtw89_hfc_pub_info *info = ¶m->pub_info; 659e3ec7017SPing-Ke Shih u32 val; 660e3ec7017SPing-Ke Shih int ret; 661e3ec7017SPing-Ke Shih 662e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, RTW89_MAC_0, RTW89_DMAC_SEL); 663e3ec7017SPing-Ke Shih if (ret) 664e3ec7017SPing-Ke Shih return ret; 665e3ec7017SPing-Ke Shih 666ab8a5671SPing-Ke Shih val = rtw89_read32(rtwdev, regs->pub_page_info1); 667e3ec7017SPing-Ke Shih info->g0_used = u32_get_bits(val, B_AX_G0_USE_PG_MASK); 668e3ec7017SPing-Ke Shih info->g1_used = u32_get_bits(val, B_AX_G1_USE_PG_MASK); 669ab8a5671SPing-Ke Shih val = rtw89_read32(rtwdev, regs->pub_page_info3); 670e3ec7017SPing-Ke Shih info->g0_aval = u32_get_bits(val, B_AX_G0_AVAL_PG_MASK); 671e3ec7017SPing-Ke Shih info->g1_aval = u32_get_bits(val, B_AX_G1_AVAL_PG_MASK); 672e3ec7017SPing-Ke Shih info->pub_aval = 673ab8a5671SPing-Ke Shih u32_get_bits(rtw89_read32(rtwdev, regs->pub_page_info2), 674e3ec7017SPing-Ke Shih B_AX_PUB_AVAL_PG_MASK); 675e3ec7017SPing-Ke Shih info->wp_aval = 676ab8a5671SPing-Ke Shih u32_get_bits(rtw89_read32(rtwdev, regs->wp_page_info1), 677e3ec7017SPing-Ke Shih B_AX_WP_AVAL_PG_MASK); 678e3ec7017SPing-Ke Shih 679ab8a5671SPing-Ke Shih val = rtw89_read32(rtwdev, regs->hci_fc_ctrl); 680e3ec7017SPing-Ke Shih param->en = val & B_AX_HCI_FC_EN ? 1 : 0; 681e3ec7017SPing-Ke Shih param->h2c_en = val & B_AX_HCI_FC_CH12_EN ? 1 : 0; 682e3ec7017SPing-Ke Shih param->mode = u32_get_bits(val, B_AX_HCI_FC_MODE_MASK); 683e3ec7017SPing-Ke Shih prec_cfg->ch011_full_cond = 684e3ec7017SPing-Ke Shih u32_get_bits(val, B_AX_HCI_FC_WD_FULL_COND_MASK); 685e3ec7017SPing-Ke Shih prec_cfg->h2c_full_cond = 686e3ec7017SPing-Ke Shih u32_get_bits(val, B_AX_HCI_FC_CH12_FULL_COND_MASK); 687e3ec7017SPing-Ke Shih prec_cfg->wp_ch07_full_cond = 688e3ec7017SPing-Ke Shih u32_get_bits(val, B_AX_HCI_FC_WP_CH07_FULL_COND_MASK); 689e3ec7017SPing-Ke Shih prec_cfg->wp_ch811_full_cond = 690e3ec7017SPing-Ke Shih u32_get_bits(val, B_AX_HCI_FC_WP_CH811_FULL_COND_MASK); 691e3ec7017SPing-Ke Shih 692ab8a5671SPing-Ke Shih val = rtw89_read32(rtwdev, regs->ch_page_ctrl); 693e3ec7017SPing-Ke Shih prec_cfg->ch011_prec = u32_get_bits(val, B_AX_PREC_PAGE_CH011_MASK); 694e3ec7017SPing-Ke Shih prec_cfg->h2c_prec = u32_get_bits(val, B_AX_PREC_PAGE_CH12_MASK); 695e3ec7017SPing-Ke Shih 696ab8a5671SPing-Ke Shih val = rtw89_read32(rtwdev, regs->pub_page_ctrl2); 697e3ec7017SPing-Ke Shih pub_cfg->pub_max = u32_get_bits(val, B_AX_PUBPG_ALL_MASK); 698e3ec7017SPing-Ke Shih 699ab8a5671SPing-Ke Shih val = rtw89_read32(rtwdev, regs->wp_page_ctrl1); 700e3ec7017SPing-Ke Shih prec_cfg->wp_ch07_prec = u32_get_bits(val, B_AX_PREC_PAGE_WP_CH07_MASK); 701e3ec7017SPing-Ke Shih prec_cfg->wp_ch811_prec = u32_get_bits(val, B_AX_PREC_PAGE_WP_CH811_MASK); 702e3ec7017SPing-Ke Shih 703ab8a5671SPing-Ke Shih val = rtw89_read32(rtwdev, regs->wp_page_ctrl2); 704e3ec7017SPing-Ke Shih pub_cfg->wp_thrd = u32_get_bits(val, B_AX_WP_THRD_MASK); 705e3ec7017SPing-Ke Shih 706ab8a5671SPing-Ke Shih val = rtw89_read32(rtwdev, regs->pub_page_ctrl1); 707e3ec7017SPing-Ke Shih pub_cfg->grp0 = u32_get_bits(val, B_AX_PUBPG_G0_MASK); 708e3ec7017SPing-Ke Shih pub_cfg->grp1 = u32_get_bits(val, B_AX_PUBPG_G1_MASK); 709e3ec7017SPing-Ke Shih 710e3ec7017SPing-Ke Shih ret = hfc_pub_info_chk(rtwdev); 711e3ec7017SPing-Ke Shih if (param->en && ret) 712e3ec7017SPing-Ke Shih return ret; 713e3ec7017SPing-Ke Shih 714e3ec7017SPing-Ke Shih return 0; 715e3ec7017SPing-Ke Shih } 716e3ec7017SPing-Ke Shih 717e3ec7017SPing-Ke Shih static void hfc_h2c_cfg(struct rtw89_dev *rtwdev) 718e3ec7017SPing-Ke Shih { 719ab8a5671SPing-Ke Shih const struct rtw89_chip_info *chip = rtwdev->chip; 720ab8a5671SPing-Ke Shih const struct rtw89_page_regs *regs = chip->page_regs; 721e3ec7017SPing-Ke Shih struct rtw89_hfc_param *param = &rtwdev->mac.hfc_param; 722e3ec7017SPing-Ke Shih const struct rtw89_hfc_prec_cfg *prec_cfg = ¶m->prec_cfg; 723e3ec7017SPing-Ke Shih u32 val; 724e3ec7017SPing-Ke Shih 725e3ec7017SPing-Ke Shih val = u32_encode_bits(prec_cfg->h2c_prec, B_AX_PREC_PAGE_CH12_MASK); 726ab8a5671SPing-Ke Shih rtw89_write32(rtwdev, regs->ch_page_ctrl, val); 727e3ec7017SPing-Ke Shih 728ab8a5671SPing-Ke Shih rtw89_write32_mask(rtwdev, regs->hci_fc_ctrl, 729e3ec7017SPing-Ke Shih B_AX_HCI_FC_CH12_FULL_COND_MASK, 730e3ec7017SPing-Ke Shih prec_cfg->h2c_full_cond); 731e3ec7017SPing-Ke Shih } 732e3ec7017SPing-Ke Shih 733e3ec7017SPing-Ke Shih static void hfc_mix_cfg(struct rtw89_dev *rtwdev) 734e3ec7017SPing-Ke Shih { 735ab8a5671SPing-Ke Shih const struct rtw89_chip_info *chip = rtwdev->chip; 736ab8a5671SPing-Ke Shih const struct rtw89_page_regs *regs = chip->page_regs; 737e3ec7017SPing-Ke Shih struct rtw89_hfc_param *param = &rtwdev->mac.hfc_param; 738e3ec7017SPing-Ke Shih const struct rtw89_hfc_pub_cfg *pub_cfg = ¶m->pub_cfg; 739e3ec7017SPing-Ke Shih const struct rtw89_hfc_prec_cfg *prec_cfg = ¶m->prec_cfg; 740e3ec7017SPing-Ke Shih u32 val; 741e3ec7017SPing-Ke Shih 742e3ec7017SPing-Ke Shih val = u32_encode_bits(prec_cfg->ch011_prec, B_AX_PREC_PAGE_CH011_MASK) | 743e3ec7017SPing-Ke Shih u32_encode_bits(prec_cfg->h2c_prec, B_AX_PREC_PAGE_CH12_MASK); 744ab8a5671SPing-Ke Shih rtw89_write32(rtwdev, regs->ch_page_ctrl, val); 745e3ec7017SPing-Ke Shih 746e3ec7017SPing-Ke Shih val = u32_encode_bits(pub_cfg->pub_max, B_AX_PUBPG_ALL_MASK); 747ab8a5671SPing-Ke Shih rtw89_write32(rtwdev, regs->pub_page_ctrl2, val); 748e3ec7017SPing-Ke Shih 749e3ec7017SPing-Ke Shih val = u32_encode_bits(prec_cfg->wp_ch07_prec, 750e3ec7017SPing-Ke Shih B_AX_PREC_PAGE_WP_CH07_MASK) | 751e3ec7017SPing-Ke Shih u32_encode_bits(prec_cfg->wp_ch811_prec, 752e3ec7017SPing-Ke Shih B_AX_PREC_PAGE_WP_CH811_MASK); 753ab8a5671SPing-Ke Shih rtw89_write32(rtwdev, regs->wp_page_ctrl1, val); 754e3ec7017SPing-Ke Shih 755ab8a5671SPing-Ke Shih val = u32_replace_bits(rtw89_read32(rtwdev, regs->hci_fc_ctrl), 756e3ec7017SPing-Ke Shih param->mode, B_AX_HCI_FC_MODE_MASK); 757e3ec7017SPing-Ke Shih val = u32_replace_bits(val, prec_cfg->ch011_full_cond, 758e3ec7017SPing-Ke Shih B_AX_HCI_FC_WD_FULL_COND_MASK); 759e3ec7017SPing-Ke Shih val = u32_replace_bits(val, prec_cfg->h2c_full_cond, 760e3ec7017SPing-Ke Shih B_AX_HCI_FC_CH12_FULL_COND_MASK); 761e3ec7017SPing-Ke Shih val = u32_replace_bits(val, prec_cfg->wp_ch07_full_cond, 762e3ec7017SPing-Ke Shih B_AX_HCI_FC_WP_CH07_FULL_COND_MASK); 763e3ec7017SPing-Ke Shih val = u32_replace_bits(val, prec_cfg->wp_ch811_full_cond, 764e3ec7017SPing-Ke Shih B_AX_HCI_FC_WP_CH811_FULL_COND_MASK); 765ab8a5671SPing-Ke Shih rtw89_write32(rtwdev, regs->hci_fc_ctrl, val); 766e3ec7017SPing-Ke Shih } 767e3ec7017SPing-Ke Shih 768e3ec7017SPing-Ke Shih static void hfc_func_en(struct rtw89_dev *rtwdev, bool en, bool h2c_en) 769e3ec7017SPing-Ke Shih { 770ab8a5671SPing-Ke Shih const struct rtw89_chip_info *chip = rtwdev->chip; 771ab8a5671SPing-Ke Shih const struct rtw89_page_regs *regs = chip->page_regs; 772e3ec7017SPing-Ke Shih struct rtw89_hfc_param *param = &rtwdev->mac.hfc_param; 773e3ec7017SPing-Ke Shih u32 val; 774e3ec7017SPing-Ke Shih 775ab8a5671SPing-Ke Shih val = rtw89_read32(rtwdev, regs->hci_fc_ctrl); 776e3ec7017SPing-Ke Shih param->en = en; 777e3ec7017SPing-Ke Shih param->h2c_en = h2c_en; 778e3ec7017SPing-Ke Shih val = en ? (val | B_AX_HCI_FC_EN) : (val & ~B_AX_HCI_FC_EN); 779e3ec7017SPing-Ke Shih val = h2c_en ? (val | B_AX_HCI_FC_CH12_EN) : 780e3ec7017SPing-Ke Shih (val & ~B_AX_HCI_FC_CH12_EN); 781ab8a5671SPing-Ke Shih rtw89_write32(rtwdev, regs->hci_fc_ctrl, val); 782e3ec7017SPing-Ke Shih } 783e3ec7017SPing-Ke Shih 784e3ec7017SPing-Ke Shih static int hfc_init(struct rtw89_dev *rtwdev, bool reset, bool en, bool h2c_en) 785e3ec7017SPing-Ke Shih { 786e3ec7017SPing-Ke Shih u8 ch; 787e3ec7017SPing-Ke Shih u32 ret = 0; 788e3ec7017SPing-Ke Shih 789e3ec7017SPing-Ke Shih if (reset) 790e3ec7017SPing-Ke Shih ret = hfc_reset_param(rtwdev); 791e3ec7017SPing-Ke Shih if (ret) 792e3ec7017SPing-Ke Shih return ret; 793e3ec7017SPing-Ke Shih 794e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, RTW89_MAC_0, RTW89_DMAC_SEL); 795e3ec7017SPing-Ke Shih if (ret) 796e3ec7017SPing-Ke Shih return ret; 797e3ec7017SPing-Ke Shih 798e3ec7017SPing-Ke Shih hfc_func_en(rtwdev, false, false); 799e3ec7017SPing-Ke Shih 800e3ec7017SPing-Ke Shih if (!en && h2c_en) { 801e3ec7017SPing-Ke Shih hfc_h2c_cfg(rtwdev); 802e3ec7017SPing-Ke Shih hfc_func_en(rtwdev, en, h2c_en); 803e3ec7017SPing-Ke Shih return ret; 804e3ec7017SPing-Ke Shih } 805e3ec7017SPing-Ke Shih 806e3ec7017SPing-Ke Shih for (ch = RTW89_DMA_ACH0; ch < RTW89_DMA_H2C; ch++) { 807e3ec7017SPing-Ke Shih ret = hfc_ch_ctrl(rtwdev, ch); 808e3ec7017SPing-Ke Shih if (ret) 809e3ec7017SPing-Ke Shih return ret; 810e3ec7017SPing-Ke Shih } 811e3ec7017SPing-Ke Shih 812e3ec7017SPing-Ke Shih ret = hfc_pub_ctrl(rtwdev); 813e3ec7017SPing-Ke Shih if (ret) 814e3ec7017SPing-Ke Shih return ret; 815e3ec7017SPing-Ke Shih 816e3ec7017SPing-Ke Shih hfc_mix_cfg(rtwdev); 817e3ec7017SPing-Ke Shih if (en || h2c_en) { 818e3ec7017SPing-Ke Shih hfc_func_en(rtwdev, en, h2c_en); 819e3ec7017SPing-Ke Shih udelay(10); 820e3ec7017SPing-Ke Shih } 821e3ec7017SPing-Ke Shih for (ch = RTW89_DMA_ACH0; ch < RTW89_DMA_H2C; ch++) { 822e3ec7017SPing-Ke Shih ret = hfc_upd_ch_info(rtwdev, ch); 823e3ec7017SPing-Ke Shih if (ret) 824e3ec7017SPing-Ke Shih return ret; 825e3ec7017SPing-Ke Shih } 826e3ec7017SPing-Ke Shih ret = hfc_upd_mix_info(rtwdev); 827e3ec7017SPing-Ke Shih 828e3ec7017SPing-Ke Shih return ret; 829e3ec7017SPing-Ke Shih } 830e3ec7017SPing-Ke Shih 831e3ec7017SPing-Ke Shih #define PWR_POLL_CNT 2000 832e3ec7017SPing-Ke Shih static int pwr_cmd_poll(struct rtw89_dev *rtwdev, 833e3ec7017SPing-Ke Shih const struct rtw89_pwr_cfg *cfg) 834e3ec7017SPing-Ke Shih { 835e3ec7017SPing-Ke Shih u8 val = 0; 836e3ec7017SPing-Ke Shih int ret; 837e3ec7017SPing-Ke Shih u32 addr = cfg->base == PWR_INTF_MSK_SDIO ? 838e3ec7017SPing-Ke Shih cfg->addr | SDIO_LOCAL_BASE_ADDR : cfg->addr; 839e3ec7017SPing-Ke Shih 840e3ec7017SPing-Ke Shih ret = read_poll_timeout(rtw89_read8, val, !((val ^ cfg->val) & cfg->msk), 841e3ec7017SPing-Ke Shih 1000, 1000 * PWR_POLL_CNT, false, rtwdev, addr); 842e3ec7017SPing-Ke Shih 843e3ec7017SPing-Ke Shih if (!ret) 844e3ec7017SPing-Ke Shih return 0; 845e3ec7017SPing-Ke Shih 846e3ec7017SPing-Ke Shih rtw89_warn(rtwdev, "[ERR] Polling timeout\n"); 847e3ec7017SPing-Ke Shih rtw89_warn(rtwdev, "[ERR] addr: %X, %X\n", addr, cfg->addr); 848e3ec7017SPing-Ke Shih rtw89_warn(rtwdev, "[ERR] val: %X, %X\n", val, cfg->val); 849e3ec7017SPing-Ke Shih 850e3ec7017SPing-Ke Shih return -EBUSY; 851e3ec7017SPing-Ke Shih } 852e3ec7017SPing-Ke Shih 853e3ec7017SPing-Ke Shih static int rtw89_mac_sub_pwr_seq(struct rtw89_dev *rtwdev, u8 cv_msk, 854e3ec7017SPing-Ke Shih u8 intf_msk, const struct rtw89_pwr_cfg *cfg) 855e3ec7017SPing-Ke Shih { 856e3ec7017SPing-Ke Shih const struct rtw89_pwr_cfg *cur_cfg; 857e3ec7017SPing-Ke Shih u32 addr; 858e3ec7017SPing-Ke Shih u8 val; 859e3ec7017SPing-Ke Shih 860e3ec7017SPing-Ke Shih for (cur_cfg = cfg; cur_cfg->cmd != PWR_CMD_END; cur_cfg++) { 861e3ec7017SPing-Ke Shih if (!(cur_cfg->intf_msk & intf_msk) || 862e3ec7017SPing-Ke Shih !(cur_cfg->cv_msk & cv_msk)) 863e3ec7017SPing-Ke Shih continue; 864e3ec7017SPing-Ke Shih 865e3ec7017SPing-Ke Shih switch (cur_cfg->cmd) { 866e3ec7017SPing-Ke Shih case PWR_CMD_WRITE: 867e3ec7017SPing-Ke Shih addr = cur_cfg->addr; 868e3ec7017SPing-Ke Shih 869e3ec7017SPing-Ke Shih if (cur_cfg->base == PWR_BASE_SDIO) 870e3ec7017SPing-Ke Shih addr |= SDIO_LOCAL_BASE_ADDR; 871e3ec7017SPing-Ke Shih 872e3ec7017SPing-Ke Shih val = rtw89_read8(rtwdev, addr); 873e3ec7017SPing-Ke Shih val &= ~(cur_cfg->msk); 874e3ec7017SPing-Ke Shih val |= (cur_cfg->val & cur_cfg->msk); 875e3ec7017SPing-Ke Shih 876e3ec7017SPing-Ke Shih rtw89_write8(rtwdev, addr, val); 877e3ec7017SPing-Ke Shih break; 878e3ec7017SPing-Ke Shih case PWR_CMD_POLL: 879e3ec7017SPing-Ke Shih if (pwr_cmd_poll(rtwdev, cur_cfg)) 880e3ec7017SPing-Ke Shih return -EBUSY; 881e3ec7017SPing-Ke Shih break; 882e3ec7017SPing-Ke Shih case PWR_CMD_DELAY: 883e3ec7017SPing-Ke Shih if (cur_cfg->val == PWR_DELAY_US) 884e3ec7017SPing-Ke Shih udelay(cur_cfg->addr); 885e3ec7017SPing-Ke Shih else 886e3ec7017SPing-Ke Shih fsleep(cur_cfg->addr * 1000); 887e3ec7017SPing-Ke Shih break; 888e3ec7017SPing-Ke Shih default: 889e3ec7017SPing-Ke Shih return -EINVAL; 890e3ec7017SPing-Ke Shih } 891e3ec7017SPing-Ke Shih } 892e3ec7017SPing-Ke Shih 893e3ec7017SPing-Ke Shih return 0; 894e3ec7017SPing-Ke Shih } 895e3ec7017SPing-Ke Shih 896e3ec7017SPing-Ke Shih static int rtw89_mac_pwr_seq(struct rtw89_dev *rtwdev, 897e3ec7017SPing-Ke Shih const struct rtw89_pwr_cfg * const *cfg_seq) 898e3ec7017SPing-Ke Shih { 899e3ec7017SPing-Ke Shih int ret; 900e3ec7017SPing-Ke Shih 901e3ec7017SPing-Ke Shih for (; *cfg_seq; cfg_seq++) { 902e3ec7017SPing-Ke Shih ret = rtw89_mac_sub_pwr_seq(rtwdev, BIT(rtwdev->hal.cv), 903e3ec7017SPing-Ke Shih PWR_INTF_MSK_PCIE, *cfg_seq); 904e3ec7017SPing-Ke Shih if (ret) 905e3ec7017SPing-Ke Shih return -EBUSY; 906e3ec7017SPing-Ke Shih } 907e3ec7017SPing-Ke Shih 908e3ec7017SPing-Ke Shih return 0; 909e3ec7017SPing-Ke Shih } 910e3ec7017SPing-Ke Shih 911e3ec7017SPing-Ke Shih static enum rtw89_rpwm_req_pwr_state 912e3ec7017SPing-Ke Shih rtw89_mac_get_req_pwr_state(struct rtw89_dev *rtwdev) 913e3ec7017SPing-Ke Shih { 914e3ec7017SPing-Ke Shih enum rtw89_rpwm_req_pwr_state state; 915e3ec7017SPing-Ke Shih 916e3ec7017SPing-Ke Shih switch (rtwdev->ps_mode) { 917e3ec7017SPing-Ke Shih case RTW89_PS_MODE_RFOFF: 918e3ec7017SPing-Ke Shih state = RTW89_MAC_RPWM_REQ_PWR_STATE_BAND0_RFOFF; 919e3ec7017SPing-Ke Shih break; 920e3ec7017SPing-Ke Shih case RTW89_PS_MODE_CLK_GATED: 921e3ec7017SPing-Ke Shih state = RTW89_MAC_RPWM_REQ_PWR_STATE_CLK_GATED; 922e3ec7017SPing-Ke Shih break; 923e3ec7017SPing-Ke Shih case RTW89_PS_MODE_PWR_GATED: 924e3ec7017SPing-Ke Shih state = RTW89_MAC_RPWM_REQ_PWR_STATE_PWR_GATED; 925e3ec7017SPing-Ke Shih break; 926e3ec7017SPing-Ke Shih default: 927e3ec7017SPing-Ke Shih state = RTW89_MAC_RPWM_REQ_PWR_STATE_ACTIVE; 928e3ec7017SPing-Ke Shih break; 929e3ec7017SPing-Ke Shih } 930e3ec7017SPing-Ke Shih return state; 931e3ec7017SPing-Ke Shih } 932e3ec7017SPing-Ke Shih 933e3ec7017SPing-Ke Shih static void rtw89_mac_send_rpwm(struct rtw89_dev *rtwdev, 9347bfd05ffSChin-Yen Lee enum rtw89_rpwm_req_pwr_state req_pwr_state, 9357bfd05ffSChin-Yen Lee bool notify_wake) 936e3ec7017SPing-Ke Shih { 937e3ec7017SPing-Ke Shih u16 request; 938e3ec7017SPing-Ke Shih 9397bfd05ffSChin-Yen Lee spin_lock_bh(&rtwdev->rpwm_lock); 9407bfd05ffSChin-Yen Lee 941e3ec7017SPing-Ke Shih request = rtw89_read16(rtwdev, R_AX_RPWM); 942e3ec7017SPing-Ke Shih request ^= request | PS_RPWM_TOGGLE; 9437bfd05ffSChin-Yen Lee request |= req_pwr_state; 944e3ec7017SPing-Ke Shih 9457bfd05ffSChin-Yen Lee if (notify_wake) { 9467bfd05ffSChin-Yen Lee request |= PS_RPWM_NOTIFY_WAKE; 9477bfd05ffSChin-Yen Lee } else { 948e3ec7017SPing-Ke Shih rtwdev->mac.rpwm_seq_num = (rtwdev->mac.rpwm_seq_num + 1) & 949e3ec7017SPing-Ke Shih RPWM_SEQ_NUM_MAX; 9507bfd05ffSChin-Yen Lee request |= FIELD_PREP(PS_RPWM_SEQ_NUM, 9517bfd05ffSChin-Yen Lee rtwdev->mac.rpwm_seq_num); 952e3ec7017SPing-Ke Shih 953e3ec7017SPing-Ke Shih if (req_pwr_state < RTW89_MAC_RPWM_REQ_PWR_STATE_CLK_GATED) 954e3ec7017SPing-Ke Shih request |= PS_RPWM_ACK; 9557bfd05ffSChin-Yen Lee } 956e3ec7017SPing-Ke Shih rtw89_write16(rtwdev, rtwdev->hci.rpwm_addr, request); 9577bfd05ffSChin-Yen Lee 9587bfd05ffSChin-Yen Lee spin_unlock_bh(&rtwdev->rpwm_lock); 959e3ec7017SPing-Ke Shih } 960e3ec7017SPing-Ke Shih 961e3ec7017SPing-Ke Shih static int rtw89_mac_check_cpwm_state(struct rtw89_dev *rtwdev, 962e3ec7017SPing-Ke Shih enum rtw89_rpwm_req_pwr_state req_pwr_state) 963e3ec7017SPing-Ke Shih { 964e3ec7017SPing-Ke Shih bool request_deep_mode; 965e3ec7017SPing-Ke Shih bool in_deep_mode; 966e3ec7017SPing-Ke Shih u8 rpwm_req_num; 967e3ec7017SPing-Ke Shih u8 cpwm_rsp_seq; 968e3ec7017SPing-Ke Shih u8 cpwm_seq; 969e3ec7017SPing-Ke Shih u8 cpwm_status; 970e3ec7017SPing-Ke Shih 971e3ec7017SPing-Ke Shih if (req_pwr_state >= RTW89_MAC_RPWM_REQ_PWR_STATE_CLK_GATED) 972e3ec7017SPing-Ke Shih request_deep_mode = true; 973e3ec7017SPing-Ke Shih else 974e3ec7017SPing-Ke Shih request_deep_mode = false; 975e3ec7017SPing-Ke Shih 976e3ec7017SPing-Ke Shih if (rtw89_read32_mask(rtwdev, R_AX_LDM, B_AX_EN_32K)) 977e3ec7017SPing-Ke Shih in_deep_mode = true; 978e3ec7017SPing-Ke Shih else 979e3ec7017SPing-Ke Shih in_deep_mode = false; 980e3ec7017SPing-Ke Shih 981e3ec7017SPing-Ke Shih if (request_deep_mode != in_deep_mode) 982e3ec7017SPing-Ke Shih return -EPERM; 983e3ec7017SPing-Ke Shih 984e3ec7017SPing-Ke Shih if (request_deep_mode) 985e3ec7017SPing-Ke Shih return 0; 986e3ec7017SPing-Ke Shih 987e3ec7017SPing-Ke Shih rpwm_req_num = rtwdev->mac.rpwm_seq_num; 988e3ec7017SPing-Ke Shih cpwm_rsp_seq = rtw89_read16_mask(rtwdev, R_AX_CPWM, 989e3ec7017SPing-Ke Shih PS_CPWM_RSP_SEQ_NUM); 990e3ec7017SPing-Ke Shih 991e3ec7017SPing-Ke Shih if (rpwm_req_num != cpwm_rsp_seq) 992e3ec7017SPing-Ke Shih return -EPERM; 993e3ec7017SPing-Ke Shih 994e3ec7017SPing-Ke Shih rtwdev->mac.cpwm_seq_num = (rtwdev->mac.cpwm_seq_num + 1) & 995e3ec7017SPing-Ke Shih CPWM_SEQ_NUM_MAX; 996e3ec7017SPing-Ke Shih 997e3ec7017SPing-Ke Shih cpwm_seq = rtw89_read16_mask(rtwdev, R_AX_CPWM, PS_CPWM_SEQ_NUM); 998e3ec7017SPing-Ke Shih if (cpwm_seq != rtwdev->mac.cpwm_seq_num) 999e3ec7017SPing-Ke Shih return -EPERM; 1000e3ec7017SPing-Ke Shih 1001e3ec7017SPing-Ke Shih cpwm_status = rtw89_read16_mask(rtwdev, R_AX_CPWM, PS_CPWM_STATE); 1002e3ec7017SPing-Ke Shih if (cpwm_status != req_pwr_state) 1003e3ec7017SPing-Ke Shih return -EPERM; 1004e3ec7017SPing-Ke Shih 1005e3ec7017SPing-Ke Shih return 0; 1006e3ec7017SPing-Ke Shih } 1007e3ec7017SPing-Ke Shih 1008e3ec7017SPing-Ke Shih void rtw89_mac_power_mode_change(struct rtw89_dev *rtwdev, bool enter) 1009e3ec7017SPing-Ke Shih { 1010e3ec7017SPing-Ke Shih enum rtw89_rpwm_req_pwr_state state; 1011e3ec7017SPing-Ke Shih int ret; 1012e3ec7017SPing-Ke Shih 1013e3ec7017SPing-Ke Shih if (enter) 1014e3ec7017SPing-Ke Shih state = rtw89_mac_get_req_pwr_state(rtwdev); 1015e3ec7017SPing-Ke Shih else 1016e3ec7017SPing-Ke Shih state = RTW89_MAC_RPWM_REQ_PWR_STATE_ACTIVE; 1017e3ec7017SPing-Ke Shih 10187bfd05ffSChin-Yen Lee rtw89_mac_send_rpwm(rtwdev, state, false); 1019e3ec7017SPing-Ke Shih ret = read_poll_timeout_atomic(rtw89_mac_check_cpwm_state, ret, !ret, 1020e3ec7017SPing-Ke Shih 1000, 15000, false, rtwdev, state); 1021e3ec7017SPing-Ke Shih if (ret) 1022e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "firmware failed to ack for %s ps mode\n", 1023e3ec7017SPing-Ke Shih enter ? "entering" : "leaving"); 1024e3ec7017SPing-Ke Shih } 1025e3ec7017SPing-Ke Shih 10267bfd05ffSChin-Yen Lee void rtw89_mac_notify_wake(struct rtw89_dev *rtwdev) 10277bfd05ffSChin-Yen Lee { 10287bfd05ffSChin-Yen Lee enum rtw89_rpwm_req_pwr_state state; 10297bfd05ffSChin-Yen Lee 10307bfd05ffSChin-Yen Lee state = rtw89_mac_get_req_pwr_state(rtwdev); 10317bfd05ffSChin-Yen Lee rtw89_mac_send_rpwm(rtwdev, state, true); 10327bfd05ffSChin-Yen Lee } 10337bfd05ffSChin-Yen Lee 1034e3ec7017SPing-Ke Shih static int rtw89_mac_power_switch(struct rtw89_dev *rtwdev, bool on) 1035e3ec7017SPing-Ke Shih { 1036e3ec7017SPing-Ke Shih #define PWR_ACT 1 1037e3ec7017SPing-Ke Shih const struct rtw89_chip_info *chip = rtwdev->chip; 1038e3ec7017SPing-Ke Shih const struct rtw89_pwr_cfg * const *cfg_seq; 10392a7e54dbSPing-Ke Shih int (*cfg_func)(struct rtw89_dev *rtwdev); 1040e3ec7017SPing-Ke Shih struct rtw89_hal *hal = &rtwdev->hal; 1041e3ec7017SPing-Ke Shih int ret; 1042e3ec7017SPing-Ke Shih u8 val; 1043e3ec7017SPing-Ke Shih 10442a7e54dbSPing-Ke Shih if (on) { 1045e3ec7017SPing-Ke Shih cfg_seq = chip->pwr_on_seq; 10462a7e54dbSPing-Ke Shih cfg_func = chip->ops->pwr_on_func; 10472a7e54dbSPing-Ke Shih } else { 1048e3ec7017SPing-Ke Shih cfg_seq = chip->pwr_off_seq; 10492a7e54dbSPing-Ke Shih cfg_func = chip->ops->pwr_off_func; 10502a7e54dbSPing-Ke Shih } 1051e3ec7017SPing-Ke Shih 1052e3ec7017SPing-Ke Shih if (test_bit(RTW89_FLAG_FW_RDY, rtwdev->flags)) 1053e3ec7017SPing-Ke Shih __rtw89_leave_ps_mode(rtwdev); 1054e3ec7017SPing-Ke Shih 1055e3ec7017SPing-Ke Shih val = rtw89_read32_mask(rtwdev, R_AX_IC_PWR_STATE, B_AX_WLMAC_PWR_STE_MASK); 1056e3ec7017SPing-Ke Shih if (on && val == PWR_ACT) { 1057e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "MAC has already powered on\n"); 1058e3ec7017SPing-Ke Shih return -EBUSY; 1059e3ec7017SPing-Ke Shih } 1060e3ec7017SPing-Ke Shih 10612a7e54dbSPing-Ke Shih ret = cfg_func ? cfg_func(rtwdev) : rtw89_mac_pwr_seq(rtwdev, cfg_seq); 1062e3ec7017SPing-Ke Shih if (ret) 1063e3ec7017SPing-Ke Shih return ret; 1064e3ec7017SPing-Ke Shih 1065e3ec7017SPing-Ke Shih if (on) { 1066e3ec7017SPing-Ke Shih set_bit(RTW89_FLAG_POWERON, rtwdev->flags); 1067e3ec7017SPing-Ke Shih rtw89_write8(rtwdev, R_AX_SCOREBOARD + 3, MAC_AX_NOTIFY_TP_MAJOR); 1068e3ec7017SPing-Ke Shih } else { 1069e3ec7017SPing-Ke Shih clear_bit(RTW89_FLAG_POWERON, rtwdev->flags); 1070e3ec7017SPing-Ke Shih clear_bit(RTW89_FLAG_FW_RDY, rtwdev->flags); 1071e3ec7017SPing-Ke Shih rtw89_write8(rtwdev, R_AX_SCOREBOARD + 3, MAC_AX_NOTIFY_PWR_MAJOR); 1072e3ec7017SPing-Ke Shih hal->current_channel = 0; 1073e3ec7017SPing-Ke Shih } 1074e3ec7017SPing-Ke Shih 1075e3ec7017SPing-Ke Shih return 0; 1076e3ec7017SPing-Ke Shih #undef PWR_ACT 1077e3ec7017SPing-Ke Shih } 1078e3ec7017SPing-Ke Shih 1079e3ec7017SPing-Ke Shih void rtw89_mac_pwr_off(struct rtw89_dev *rtwdev) 1080e3ec7017SPing-Ke Shih { 1081e3ec7017SPing-Ke Shih rtw89_mac_power_switch(rtwdev, false); 1082e3ec7017SPing-Ke Shih } 1083e3ec7017SPing-Ke Shih 1084e3ec7017SPing-Ke Shih static int cmac_func_en(struct rtw89_dev *rtwdev, u8 mac_idx, bool en) 1085e3ec7017SPing-Ke Shih { 1086e3ec7017SPing-Ke Shih u32 func_en = 0; 1087e3ec7017SPing-Ke Shih u32 ck_en = 0; 1088e3ec7017SPing-Ke Shih u32 c1pc_en = 0; 1089e3ec7017SPing-Ke Shih u32 addrl_func_en[] = {R_AX_CMAC_FUNC_EN, R_AX_CMAC_FUNC_EN_C1}; 1090e3ec7017SPing-Ke Shih u32 addrl_ck_en[] = {R_AX_CK_EN, R_AX_CK_EN_C1}; 1091e3ec7017SPing-Ke Shih 1092e3ec7017SPing-Ke Shih func_en = B_AX_CMAC_EN | B_AX_CMAC_TXEN | B_AX_CMAC_RXEN | 1093e3ec7017SPing-Ke Shih B_AX_PHYINTF_EN | B_AX_CMAC_DMA_EN | B_AX_PTCLTOP_EN | 1094e3ec7017SPing-Ke Shih B_AX_SCHEDULER_EN | B_AX_TMAC_EN | B_AX_RMAC_EN; 1095e3ec7017SPing-Ke Shih ck_en = B_AX_CMAC_CKEN | B_AX_PHYINTF_CKEN | B_AX_CMAC_DMA_CKEN | 1096e3ec7017SPing-Ke Shih B_AX_PTCLTOP_CKEN | B_AX_SCHEDULER_CKEN | B_AX_TMAC_CKEN | 1097e3ec7017SPing-Ke Shih B_AX_RMAC_CKEN; 1098e3ec7017SPing-Ke Shih c1pc_en = B_AX_R_SYM_WLCMAC1_PC_EN | 1099e3ec7017SPing-Ke Shih B_AX_R_SYM_WLCMAC1_P1_PC_EN | 1100e3ec7017SPing-Ke Shih B_AX_R_SYM_WLCMAC1_P2_PC_EN | 1101e3ec7017SPing-Ke Shih B_AX_R_SYM_WLCMAC1_P3_PC_EN | 1102e3ec7017SPing-Ke Shih B_AX_R_SYM_WLCMAC1_P4_PC_EN; 1103e3ec7017SPing-Ke Shih 1104e3ec7017SPing-Ke Shih if (en) { 1105e3ec7017SPing-Ke Shih if (mac_idx == RTW89_MAC_1) { 1106e3ec7017SPing-Ke Shih rtw89_write32_set(rtwdev, R_AX_AFE_CTRL1, c1pc_en); 1107e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, R_AX_SYS_ISO_CTRL_EXTEND, 1108e3ec7017SPing-Ke Shih B_AX_R_SYM_ISO_CMAC12PP); 1109e3ec7017SPing-Ke Shih rtw89_write32_set(rtwdev, R_AX_SYS_ISO_CTRL_EXTEND, 1110e3ec7017SPing-Ke Shih B_AX_CMAC1_FEN); 1111e3ec7017SPing-Ke Shih } 1112e3ec7017SPing-Ke Shih rtw89_write32_set(rtwdev, addrl_ck_en[mac_idx], ck_en); 1113e3ec7017SPing-Ke Shih rtw89_write32_set(rtwdev, addrl_func_en[mac_idx], func_en); 1114e3ec7017SPing-Ke Shih } else { 1115e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, addrl_func_en[mac_idx], func_en); 1116e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, addrl_ck_en[mac_idx], ck_en); 1117e3ec7017SPing-Ke Shih if (mac_idx == RTW89_MAC_1) { 1118e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, R_AX_SYS_ISO_CTRL_EXTEND, 1119e3ec7017SPing-Ke Shih B_AX_CMAC1_FEN); 1120e3ec7017SPing-Ke Shih rtw89_write32_set(rtwdev, R_AX_SYS_ISO_CTRL_EXTEND, 1121e3ec7017SPing-Ke Shih B_AX_R_SYM_ISO_CMAC12PP); 1122e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, R_AX_AFE_CTRL1, c1pc_en); 1123e3ec7017SPing-Ke Shih } 1124e3ec7017SPing-Ke Shih } 1125e3ec7017SPing-Ke Shih 1126e3ec7017SPing-Ke Shih return 0; 1127e3ec7017SPing-Ke Shih } 1128e3ec7017SPing-Ke Shih 1129e3ec7017SPing-Ke Shih static int dmac_func_en(struct rtw89_dev *rtwdev) 1130e3ec7017SPing-Ke Shih { 1131828a4396SChia-Yuan Li enum rtw89_core_chip_id chip_id = rtwdev->chip->chip_id; 1132e3ec7017SPing-Ke Shih u32 val32; 1133e3ec7017SPing-Ke Shih 1134828a4396SChia-Yuan Li if (chip_id == RTL8852C) 1135828a4396SChia-Yuan Li val32 = (B_AX_MAC_FUNC_EN | B_AX_DMAC_FUNC_EN | 1136828a4396SChia-Yuan Li B_AX_MAC_SEC_EN | B_AX_DISPATCHER_EN | 1137828a4396SChia-Yuan Li B_AX_DLE_CPUIO_EN | B_AX_PKT_IN_EN | 1138828a4396SChia-Yuan Li B_AX_DMAC_TBL_EN | B_AX_PKT_BUF_EN | 1139828a4396SChia-Yuan Li B_AX_STA_SCH_EN | B_AX_TXPKT_CTRL_EN | 1140828a4396SChia-Yuan Li B_AX_WD_RLS_EN | B_AX_MPDU_PROC_EN | 1141828a4396SChia-Yuan Li B_AX_DMAC_CRPRT | B_AX_H_AXIDMA_EN); 1142828a4396SChia-Yuan Li else 1143828a4396SChia-Yuan Li val32 = (B_AX_MAC_FUNC_EN | B_AX_DMAC_FUNC_EN | 1144828a4396SChia-Yuan Li B_AX_MAC_SEC_EN | B_AX_DISPATCHER_EN | 1145828a4396SChia-Yuan Li B_AX_DLE_CPUIO_EN | B_AX_PKT_IN_EN | 1146828a4396SChia-Yuan Li B_AX_DMAC_TBL_EN | B_AX_PKT_BUF_EN | 1147828a4396SChia-Yuan Li B_AX_STA_SCH_EN | B_AX_TXPKT_CTRL_EN | 1148828a4396SChia-Yuan Li B_AX_WD_RLS_EN | B_AX_MPDU_PROC_EN | 1149828a4396SChia-Yuan Li B_AX_DMAC_CRPRT); 1150e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_DMAC_FUNC_EN, val32); 1151e3ec7017SPing-Ke Shih 1152e3ec7017SPing-Ke Shih val32 = (B_AX_MAC_SEC_CLK_EN | B_AX_DISPATCHER_CLK_EN | 1153e3ec7017SPing-Ke Shih B_AX_DLE_CPUIO_CLK_EN | B_AX_PKT_IN_CLK_EN | 1154e3ec7017SPing-Ke Shih B_AX_STA_SCH_CLK_EN | B_AX_TXPKT_CTRL_CLK_EN | 1155828a4396SChia-Yuan Li B_AX_WD_RLS_CLK_EN | B_AX_BBRPT_CLK_EN); 1156e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_DMAC_CLK_EN, val32); 1157e3ec7017SPing-Ke Shih 115843863efeSChangcheng Deng return 0; 1159e3ec7017SPing-Ke Shih } 1160e3ec7017SPing-Ke Shih 1161e3ec7017SPing-Ke Shih static int chip_func_en(struct rtw89_dev *rtwdev) 1162e3ec7017SPing-Ke Shih { 1163828a4396SChia-Yuan Li enum rtw89_core_chip_id chip_id = rtwdev->chip->chip_id; 1164828a4396SChia-Yuan Li 1165828a4396SChia-Yuan Li if (chip_id == RTL8852A) 1166828a4396SChia-Yuan Li rtw89_write32_set(rtwdev, R_AX_SPSLDO_ON_CTRL0, 1167828a4396SChia-Yuan Li B_AX_OCP_L1_MASK); 1168e3ec7017SPing-Ke Shih 1169e3ec7017SPing-Ke Shih return 0; 1170e3ec7017SPing-Ke Shih } 1171e3ec7017SPing-Ke Shih 1172e3ec7017SPing-Ke Shih static int rtw89_mac_sys_init(struct rtw89_dev *rtwdev) 1173e3ec7017SPing-Ke Shih { 1174e3ec7017SPing-Ke Shih int ret; 1175e3ec7017SPing-Ke Shih 1176e3ec7017SPing-Ke Shih ret = dmac_func_en(rtwdev); 1177e3ec7017SPing-Ke Shih if (ret) 1178e3ec7017SPing-Ke Shih return ret; 1179e3ec7017SPing-Ke Shih 1180e3ec7017SPing-Ke Shih ret = cmac_func_en(rtwdev, 0, true); 1181e3ec7017SPing-Ke Shih if (ret) 1182e3ec7017SPing-Ke Shih return ret; 1183e3ec7017SPing-Ke Shih 1184e3ec7017SPing-Ke Shih ret = chip_func_en(rtwdev); 1185e3ec7017SPing-Ke Shih if (ret) 1186e3ec7017SPing-Ke Shih return ret; 1187e3ec7017SPing-Ke Shih 1188e3ec7017SPing-Ke Shih return ret; 1189e3ec7017SPing-Ke Shih } 1190e3ec7017SPing-Ke Shih 1191e3ec7017SPing-Ke Shih /* PCIE 64 */ 1192861e58c8SZong-Zhe Yang const struct rtw89_dle_size rtw89_wde_size0 = { 1193e3ec7017SPing-Ke Shih RTW89_WDE_PG_64, 4095, 1, 1194e3ec7017SPing-Ke Shih }; 1195861e58c8SZong-Zhe Yang EXPORT_SYMBOL(rtw89_wde_size0); 1196e3ec7017SPing-Ke Shih 1197e3ec7017SPing-Ke Shih /* DLFW */ 1198861e58c8SZong-Zhe Yang const struct rtw89_dle_size rtw89_wde_size4 = { 1199e3ec7017SPing-Ke Shih RTW89_WDE_PG_64, 0, 4096, 1200e3ec7017SPing-Ke Shih }; 1201861e58c8SZong-Zhe Yang EXPORT_SYMBOL(rtw89_wde_size4); 1202e3ec7017SPing-Ke Shih 120379d099e0SPing-Ke Shih /* 8852C DLFW */ 120479d099e0SPing-Ke Shih const struct rtw89_dle_size rtw89_wde_size18 = { 120579d099e0SPing-Ke Shih RTW89_WDE_PG_64, 0, 2048, 120679d099e0SPing-Ke Shih }; 120779d099e0SPing-Ke Shih EXPORT_SYMBOL(rtw89_wde_size18); 120879d099e0SPing-Ke Shih 120979d099e0SPing-Ke Shih /* 8852C PCIE SCC */ 121079d099e0SPing-Ke Shih const struct rtw89_dle_size rtw89_wde_size19 = { 121179d099e0SPing-Ke Shih RTW89_WDE_PG_64, 3328, 0, 121279d099e0SPing-Ke Shih }; 121379d099e0SPing-Ke Shih EXPORT_SYMBOL(rtw89_wde_size19); 121479d099e0SPing-Ke Shih 1215e3ec7017SPing-Ke Shih /* PCIE */ 1216861e58c8SZong-Zhe Yang const struct rtw89_dle_size rtw89_ple_size0 = { 1217e3ec7017SPing-Ke Shih RTW89_PLE_PG_128, 1520, 16, 1218e3ec7017SPing-Ke Shih }; 1219861e58c8SZong-Zhe Yang EXPORT_SYMBOL(rtw89_ple_size0); 1220e3ec7017SPing-Ke Shih 1221e3ec7017SPing-Ke Shih /* DLFW */ 1222861e58c8SZong-Zhe Yang const struct rtw89_dle_size rtw89_ple_size4 = { 1223e3ec7017SPing-Ke Shih RTW89_PLE_PG_128, 64, 1472, 1224e3ec7017SPing-Ke Shih }; 1225861e58c8SZong-Zhe Yang EXPORT_SYMBOL(rtw89_ple_size4); 1226e3ec7017SPing-Ke Shih 122779d099e0SPing-Ke Shih /* 8852C DLFW */ 122879d099e0SPing-Ke Shih const struct rtw89_dle_size rtw89_ple_size18 = { 122979d099e0SPing-Ke Shih RTW89_PLE_PG_128, 2544, 16, 123079d099e0SPing-Ke Shih }; 123179d099e0SPing-Ke Shih EXPORT_SYMBOL(rtw89_ple_size18); 123279d099e0SPing-Ke Shih 123379d099e0SPing-Ke Shih /* 8852C PCIE SCC */ 123479d099e0SPing-Ke Shih const struct rtw89_dle_size rtw89_ple_size19 = { 123579d099e0SPing-Ke Shih RTW89_PLE_PG_128, 1904, 16, 123679d099e0SPing-Ke Shih }; 123779d099e0SPing-Ke Shih EXPORT_SYMBOL(rtw89_ple_size19); 123879d099e0SPing-Ke Shih 1239e3ec7017SPing-Ke Shih /* PCIE 64 */ 1240861e58c8SZong-Zhe Yang const struct rtw89_wde_quota rtw89_wde_qt0 = { 1241e3ec7017SPing-Ke Shih 3792, 196, 0, 107, 1242e3ec7017SPing-Ke Shih }; 1243861e58c8SZong-Zhe Yang EXPORT_SYMBOL(rtw89_wde_qt0); 1244e3ec7017SPing-Ke Shih 1245e3ec7017SPing-Ke Shih /* DLFW */ 1246861e58c8SZong-Zhe Yang const struct rtw89_wde_quota rtw89_wde_qt4 = { 1247e3ec7017SPing-Ke Shih 0, 0, 0, 0, 1248e3ec7017SPing-Ke Shih }; 1249861e58c8SZong-Zhe Yang EXPORT_SYMBOL(rtw89_wde_qt4); 1250e3ec7017SPing-Ke Shih 125179d099e0SPing-Ke Shih /* 8852C DLFW */ 125279d099e0SPing-Ke Shih const struct rtw89_wde_quota rtw89_wde_qt17 = { 125379d099e0SPing-Ke Shih 0, 0, 0, 0, 125479d099e0SPing-Ke Shih }; 125579d099e0SPing-Ke Shih EXPORT_SYMBOL(rtw89_wde_qt17); 125679d099e0SPing-Ke Shih 125779d099e0SPing-Ke Shih /* 8852C PCIE SCC */ 125879d099e0SPing-Ke Shih const struct rtw89_wde_quota rtw89_wde_qt18 = { 125979d099e0SPing-Ke Shih 3228, 60, 0, 40, 126079d099e0SPing-Ke Shih }; 126179d099e0SPing-Ke Shih EXPORT_SYMBOL(rtw89_wde_qt18); 126279d099e0SPing-Ke Shih 1263e3ec7017SPing-Ke Shih /* PCIE SCC */ 1264861e58c8SZong-Zhe Yang const struct rtw89_ple_quota rtw89_ple_qt4 = { 1265e3ec7017SPing-Ke Shih 264, 0, 16, 20, 26, 13, 356, 0, 32, 40, 8, 1266e3ec7017SPing-Ke Shih }; 1267861e58c8SZong-Zhe Yang EXPORT_SYMBOL(rtw89_ple_qt4); 1268e3ec7017SPing-Ke Shih 1269e3ec7017SPing-Ke Shih /* PCIE SCC */ 1270861e58c8SZong-Zhe Yang const struct rtw89_ple_quota rtw89_ple_qt5 = { 1271e3ec7017SPing-Ke Shih 264, 0, 32, 20, 64, 13, 1101, 0, 64, 128, 120, 1272e3ec7017SPing-Ke Shih }; 1273861e58c8SZong-Zhe Yang EXPORT_SYMBOL(rtw89_ple_qt5); 1274e3ec7017SPing-Ke Shih 1275e3ec7017SPing-Ke Shih /* DLFW */ 1276861e58c8SZong-Zhe Yang const struct rtw89_ple_quota rtw89_ple_qt13 = { 1277e3ec7017SPing-Ke Shih 0, 0, 16, 48, 0, 0, 0, 0, 0, 0, 0 1278e3ec7017SPing-Ke Shih }; 1279861e58c8SZong-Zhe Yang EXPORT_SYMBOL(rtw89_ple_qt13); 1280e3ec7017SPing-Ke Shih 128179d099e0SPing-Ke Shih /* DLFW 52C */ 128279d099e0SPing-Ke Shih const struct rtw89_ple_quota rtw89_ple_qt44 = { 128379d099e0SPing-Ke Shih 0, 0, 16, 256, 0, 0, 0, 0, 0, 0, 0, 0, 128479d099e0SPing-Ke Shih }; 128579d099e0SPing-Ke Shih EXPORT_SYMBOL(rtw89_ple_qt44); 128679d099e0SPing-Ke Shih 128779d099e0SPing-Ke Shih /* DLFW 52C */ 128879d099e0SPing-Ke Shih const struct rtw89_ple_quota rtw89_ple_qt45 = { 128979d099e0SPing-Ke Shih 0, 0, 32, 256, 0, 0, 0, 0, 0, 0, 0, 0, 129079d099e0SPing-Ke Shih }; 129179d099e0SPing-Ke Shih EXPORT_SYMBOL(rtw89_ple_qt45); 129279d099e0SPing-Ke Shih 129379d099e0SPing-Ke Shih /* 8852C PCIE SCC */ 129479d099e0SPing-Ke Shih const struct rtw89_ple_quota rtw89_ple_qt46 = { 129579d099e0SPing-Ke Shih 525, 0, 16, 20, 13, 13, 178, 0, 32, 62, 8, 16, 129679d099e0SPing-Ke Shih }; 129779d099e0SPing-Ke Shih EXPORT_SYMBOL(rtw89_ple_qt46); 129879d099e0SPing-Ke Shih 129979d099e0SPing-Ke Shih /* 8852C PCIE SCC */ 130079d099e0SPing-Ke Shih const struct rtw89_ple_quota rtw89_ple_qt47 = { 130179d099e0SPing-Ke Shih 525, 0, 32, 20, 1034, 13, 1199, 0, 1053, 62, 160, 1037, 130279d099e0SPing-Ke Shih }; 130379d099e0SPing-Ke Shih EXPORT_SYMBOL(rtw89_ple_qt47); 130479d099e0SPing-Ke Shih 1305e3ec7017SPing-Ke Shih static const struct rtw89_dle_mem *get_dle_mem_cfg(struct rtw89_dev *rtwdev, 1306e3ec7017SPing-Ke Shih enum rtw89_qta_mode mode) 1307e3ec7017SPing-Ke Shih { 1308e3ec7017SPing-Ke Shih struct rtw89_mac_info *mac = &rtwdev->mac; 1309e3ec7017SPing-Ke Shih const struct rtw89_dle_mem *cfg; 1310e3ec7017SPing-Ke Shih 1311e3ec7017SPing-Ke Shih cfg = &rtwdev->chip->dle_mem[mode]; 1312e3ec7017SPing-Ke Shih if (!cfg) 1313e3ec7017SPing-Ke Shih return NULL; 1314e3ec7017SPing-Ke Shih 1315e3ec7017SPing-Ke Shih if (cfg->mode != mode) { 1316e3ec7017SPing-Ke Shih rtw89_warn(rtwdev, "qta mode unmatch!\n"); 1317e3ec7017SPing-Ke Shih return NULL; 1318e3ec7017SPing-Ke Shih } 1319e3ec7017SPing-Ke Shih 1320e3ec7017SPing-Ke Shih mac->dle_info.wde_pg_size = cfg->wde_size->pge_size; 1321e3ec7017SPing-Ke Shih mac->dle_info.ple_pg_size = cfg->ple_size->pge_size; 1322e3ec7017SPing-Ke Shih mac->dle_info.qta_mode = mode; 1323e3ec7017SPing-Ke Shih mac->dle_info.c0_rx_qta = cfg->ple_min_qt->cma0_dma; 1324e3ec7017SPing-Ke Shih mac->dle_info.c1_rx_qta = cfg->ple_min_qt->cma1_dma; 1325e3ec7017SPing-Ke Shih 1326e3ec7017SPing-Ke Shih return cfg; 1327e3ec7017SPing-Ke Shih } 1328e3ec7017SPing-Ke Shih 1329e3ec7017SPing-Ke Shih static inline u32 dle_used_size(const struct rtw89_dle_size *wde, 1330e3ec7017SPing-Ke Shih const struct rtw89_dle_size *ple) 1331e3ec7017SPing-Ke Shih { 1332e3ec7017SPing-Ke Shih return wde->pge_size * (wde->lnk_pge_num + wde->unlnk_pge_num) + 1333e3ec7017SPing-Ke Shih ple->pge_size * (ple->lnk_pge_num + ple->unlnk_pge_num); 1334e3ec7017SPing-Ke Shih } 1335e3ec7017SPing-Ke Shih 1336e3ec7017SPing-Ke Shih static void dle_func_en(struct rtw89_dev *rtwdev, bool enable) 1337e3ec7017SPing-Ke Shih { 1338e3ec7017SPing-Ke Shih if (enable) 1339e3ec7017SPing-Ke Shih rtw89_write32_set(rtwdev, R_AX_DMAC_FUNC_EN, 1340e3ec7017SPing-Ke Shih B_AX_DLE_WDE_EN | B_AX_DLE_PLE_EN); 1341e3ec7017SPing-Ke Shih else 1342e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, R_AX_DMAC_FUNC_EN, 1343e3ec7017SPing-Ke Shih B_AX_DLE_WDE_EN | B_AX_DLE_PLE_EN); 1344e3ec7017SPing-Ke Shih } 1345e3ec7017SPing-Ke Shih 1346e3ec7017SPing-Ke Shih static void dle_clk_en(struct rtw89_dev *rtwdev, bool enable) 1347e3ec7017SPing-Ke Shih { 1348e3ec7017SPing-Ke Shih if (enable) 1349e3ec7017SPing-Ke Shih rtw89_write32_set(rtwdev, R_AX_DMAC_CLK_EN, 1350e3ec7017SPing-Ke Shih B_AX_DLE_WDE_CLK_EN | B_AX_DLE_PLE_CLK_EN); 1351e3ec7017SPing-Ke Shih else 1352e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, R_AX_DMAC_CLK_EN, 1353e3ec7017SPing-Ke Shih B_AX_DLE_WDE_CLK_EN | B_AX_DLE_PLE_CLK_EN); 1354e3ec7017SPing-Ke Shih } 1355e3ec7017SPing-Ke Shih 1356e3ec7017SPing-Ke Shih static int dle_mix_cfg(struct rtw89_dev *rtwdev, const struct rtw89_dle_mem *cfg) 1357e3ec7017SPing-Ke Shih { 1358e3ec7017SPing-Ke Shih const struct rtw89_dle_size *size_cfg; 1359e3ec7017SPing-Ke Shih u32 val; 1360e3ec7017SPing-Ke Shih u8 bound = 0; 1361e3ec7017SPing-Ke Shih 1362e3ec7017SPing-Ke Shih val = rtw89_read32(rtwdev, R_AX_WDE_PKTBUF_CFG); 1363e3ec7017SPing-Ke Shih size_cfg = cfg->wde_size; 1364e3ec7017SPing-Ke Shih 1365e3ec7017SPing-Ke Shih switch (size_cfg->pge_size) { 1366e3ec7017SPing-Ke Shih default: 1367e3ec7017SPing-Ke Shih case RTW89_WDE_PG_64: 1368e3ec7017SPing-Ke Shih val = u32_replace_bits(val, S_AX_WDE_PAGE_SEL_64, 1369e3ec7017SPing-Ke Shih B_AX_WDE_PAGE_SEL_MASK); 1370e3ec7017SPing-Ke Shih break; 1371e3ec7017SPing-Ke Shih case RTW89_WDE_PG_128: 1372e3ec7017SPing-Ke Shih val = u32_replace_bits(val, S_AX_WDE_PAGE_SEL_128, 1373e3ec7017SPing-Ke Shih B_AX_WDE_PAGE_SEL_MASK); 1374e3ec7017SPing-Ke Shih break; 1375e3ec7017SPing-Ke Shih case RTW89_WDE_PG_256: 1376e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]WDE DLE doesn't support 256 byte!\n"); 1377e3ec7017SPing-Ke Shih return -EINVAL; 1378e3ec7017SPing-Ke Shih } 1379e3ec7017SPing-Ke Shih 1380e3ec7017SPing-Ke Shih val = u32_replace_bits(val, bound, B_AX_WDE_START_BOUND_MASK); 1381e3ec7017SPing-Ke Shih val = u32_replace_bits(val, size_cfg->lnk_pge_num, 1382e3ec7017SPing-Ke Shih B_AX_WDE_FREE_PAGE_NUM_MASK); 1383e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_WDE_PKTBUF_CFG, val); 1384e3ec7017SPing-Ke Shih 1385e3ec7017SPing-Ke Shih val = rtw89_read32(rtwdev, R_AX_PLE_PKTBUF_CFG); 1386e3ec7017SPing-Ke Shih bound = (size_cfg->lnk_pge_num + size_cfg->unlnk_pge_num) 1387e3ec7017SPing-Ke Shih * size_cfg->pge_size / DLE_BOUND_UNIT; 1388e3ec7017SPing-Ke Shih size_cfg = cfg->ple_size; 1389e3ec7017SPing-Ke Shih 1390e3ec7017SPing-Ke Shih switch (size_cfg->pge_size) { 1391e3ec7017SPing-Ke Shih default: 1392e3ec7017SPing-Ke Shih case RTW89_PLE_PG_64: 1393e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]PLE DLE doesn't support 64 byte!\n"); 1394e3ec7017SPing-Ke Shih return -EINVAL; 1395e3ec7017SPing-Ke Shih case RTW89_PLE_PG_128: 1396e3ec7017SPing-Ke Shih val = u32_replace_bits(val, S_AX_PLE_PAGE_SEL_128, 1397e3ec7017SPing-Ke Shih B_AX_PLE_PAGE_SEL_MASK); 1398e3ec7017SPing-Ke Shih break; 1399e3ec7017SPing-Ke Shih case RTW89_PLE_PG_256: 1400e3ec7017SPing-Ke Shih val = u32_replace_bits(val, S_AX_PLE_PAGE_SEL_256, 1401e3ec7017SPing-Ke Shih B_AX_PLE_PAGE_SEL_MASK); 1402e3ec7017SPing-Ke Shih break; 1403e3ec7017SPing-Ke Shih } 1404e3ec7017SPing-Ke Shih 1405e3ec7017SPing-Ke Shih val = u32_replace_bits(val, bound, B_AX_PLE_START_BOUND_MASK); 1406e3ec7017SPing-Ke Shih val = u32_replace_bits(val, size_cfg->lnk_pge_num, 1407e3ec7017SPing-Ke Shih B_AX_PLE_FREE_PAGE_NUM_MASK); 1408e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_PLE_PKTBUF_CFG, val); 1409e3ec7017SPing-Ke Shih 1410e3ec7017SPing-Ke Shih return 0; 1411e3ec7017SPing-Ke Shih } 1412e3ec7017SPing-Ke Shih 1413e3ec7017SPing-Ke Shih #define INVALID_QT_WCPU U16_MAX 1414e3ec7017SPing-Ke Shih #define SET_QUOTA_VAL(_min_x, _max_x, _module, _idx) \ 1415e3ec7017SPing-Ke Shih do { \ 1416e3ec7017SPing-Ke Shih val = ((_min_x) & \ 1417e3ec7017SPing-Ke Shih B_AX_ ## _module ## _MIN_SIZE_MASK) | \ 1418e3ec7017SPing-Ke Shih (((_max_x) << 16) & \ 1419e3ec7017SPing-Ke Shih B_AX_ ## _module ## _MAX_SIZE_MASK); \ 1420e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, \ 1421e3ec7017SPing-Ke Shih R_AX_ ## _module ## _QTA ## _idx ## _CFG, \ 1422e3ec7017SPing-Ke Shih val); \ 1423e3ec7017SPing-Ke Shih } while (0) 1424e3ec7017SPing-Ke Shih #define SET_QUOTA(_x, _module, _idx) \ 1425e3ec7017SPing-Ke Shih SET_QUOTA_VAL(min_cfg->_x, max_cfg->_x, _module, _idx) 1426e3ec7017SPing-Ke Shih 1427e3ec7017SPing-Ke Shih static void wde_quota_cfg(struct rtw89_dev *rtwdev, 1428e3ec7017SPing-Ke Shih const struct rtw89_wde_quota *min_cfg, 1429e3ec7017SPing-Ke Shih const struct rtw89_wde_quota *max_cfg, 1430e3ec7017SPing-Ke Shih u16 ext_wde_min_qt_wcpu) 1431e3ec7017SPing-Ke Shih { 1432e3ec7017SPing-Ke Shih u16 min_qt_wcpu = ext_wde_min_qt_wcpu != INVALID_QT_WCPU ? 1433e3ec7017SPing-Ke Shih ext_wde_min_qt_wcpu : min_cfg->wcpu; 1434e3ec7017SPing-Ke Shih u32 val; 1435e3ec7017SPing-Ke Shih 1436e3ec7017SPing-Ke Shih SET_QUOTA(hif, WDE, 0); 1437e3ec7017SPing-Ke Shih SET_QUOTA_VAL(min_qt_wcpu, max_cfg->wcpu, WDE, 1); 1438e3ec7017SPing-Ke Shih SET_QUOTA(pkt_in, WDE, 3); 1439e3ec7017SPing-Ke Shih SET_QUOTA(cpu_io, WDE, 4); 1440e3ec7017SPing-Ke Shih } 1441e3ec7017SPing-Ke Shih 1442e3ec7017SPing-Ke Shih static void ple_quota_cfg(struct rtw89_dev *rtwdev, 1443e3ec7017SPing-Ke Shih const struct rtw89_ple_quota *min_cfg, 1444e3ec7017SPing-Ke Shih const struct rtw89_ple_quota *max_cfg) 1445e3ec7017SPing-Ke Shih { 1446e3ec7017SPing-Ke Shih u32 val; 1447e3ec7017SPing-Ke Shih 1448e3ec7017SPing-Ke Shih SET_QUOTA(cma0_tx, PLE, 0); 1449e3ec7017SPing-Ke Shih SET_QUOTA(cma1_tx, PLE, 1); 1450e3ec7017SPing-Ke Shih SET_QUOTA(c2h, PLE, 2); 1451e3ec7017SPing-Ke Shih SET_QUOTA(h2c, PLE, 3); 1452e3ec7017SPing-Ke Shih SET_QUOTA(wcpu, PLE, 4); 1453e3ec7017SPing-Ke Shih SET_QUOTA(mpdu_proc, PLE, 5); 1454e3ec7017SPing-Ke Shih SET_QUOTA(cma0_dma, PLE, 6); 1455e3ec7017SPing-Ke Shih SET_QUOTA(cma1_dma, PLE, 7); 1456e3ec7017SPing-Ke Shih SET_QUOTA(bb_rpt, PLE, 8); 1457e3ec7017SPing-Ke Shih SET_QUOTA(wd_rel, PLE, 9); 1458e3ec7017SPing-Ke Shih SET_QUOTA(cpu_io, PLE, 10); 145979d099e0SPing-Ke Shih if (rtwdev->chip->chip_id == RTL8852C) 146079d099e0SPing-Ke Shih SET_QUOTA(tx_rpt, PLE, 11); 1461e3ec7017SPing-Ke Shih } 1462e3ec7017SPing-Ke Shih 1463e3ec7017SPing-Ke Shih #undef SET_QUOTA 1464e3ec7017SPing-Ke Shih 1465e3ec7017SPing-Ke Shih static void dle_quota_cfg(struct rtw89_dev *rtwdev, 1466e3ec7017SPing-Ke Shih const struct rtw89_dle_mem *cfg, 1467e3ec7017SPing-Ke Shih u16 ext_wde_min_qt_wcpu) 1468e3ec7017SPing-Ke Shih { 1469e3ec7017SPing-Ke Shih wde_quota_cfg(rtwdev, cfg->wde_min_qt, cfg->wde_max_qt, ext_wde_min_qt_wcpu); 1470e3ec7017SPing-Ke Shih ple_quota_cfg(rtwdev, cfg->ple_min_qt, cfg->ple_max_qt); 1471e3ec7017SPing-Ke Shih } 1472e3ec7017SPing-Ke Shih 1473e3ec7017SPing-Ke Shih static int dle_init(struct rtw89_dev *rtwdev, enum rtw89_qta_mode mode, 1474e3ec7017SPing-Ke Shih enum rtw89_qta_mode ext_mode) 1475e3ec7017SPing-Ke Shih { 1476e3ec7017SPing-Ke Shih const struct rtw89_dle_mem *cfg, *ext_cfg; 1477e3ec7017SPing-Ke Shih u16 ext_wde_min_qt_wcpu = INVALID_QT_WCPU; 1478e3ec7017SPing-Ke Shih int ret = 0; 1479e3ec7017SPing-Ke Shih u32 ini; 1480e3ec7017SPing-Ke Shih 1481e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, RTW89_MAC_0, RTW89_DMAC_SEL); 1482e3ec7017SPing-Ke Shih if (ret) 1483e3ec7017SPing-Ke Shih return ret; 1484e3ec7017SPing-Ke Shih 1485e3ec7017SPing-Ke Shih cfg = get_dle_mem_cfg(rtwdev, mode); 1486e3ec7017SPing-Ke Shih if (!cfg) { 1487e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]get_dle_mem_cfg\n"); 1488e3ec7017SPing-Ke Shih ret = -EINVAL; 1489e3ec7017SPing-Ke Shih goto error; 1490e3ec7017SPing-Ke Shih } 1491e3ec7017SPing-Ke Shih 1492e3ec7017SPing-Ke Shih if (mode == RTW89_QTA_DLFW) { 1493e3ec7017SPing-Ke Shih ext_cfg = get_dle_mem_cfg(rtwdev, ext_mode); 1494e3ec7017SPing-Ke Shih if (!ext_cfg) { 1495e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]get_dle_ext_mem_cfg %d\n", 1496e3ec7017SPing-Ke Shih ext_mode); 1497e3ec7017SPing-Ke Shih ret = -EINVAL; 1498e3ec7017SPing-Ke Shih goto error; 1499e3ec7017SPing-Ke Shih } 1500e3ec7017SPing-Ke Shih ext_wde_min_qt_wcpu = ext_cfg->wde_min_qt->wcpu; 1501e3ec7017SPing-Ke Shih } 1502e3ec7017SPing-Ke Shih 1503e3ec7017SPing-Ke Shih if (dle_used_size(cfg->wde_size, cfg->ple_size) != rtwdev->chip->fifo_size) { 1504e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]wd/dle mem cfg\n"); 1505e3ec7017SPing-Ke Shih ret = -EINVAL; 1506e3ec7017SPing-Ke Shih goto error; 1507e3ec7017SPing-Ke Shih } 1508e3ec7017SPing-Ke Shih 1509e3ec7017SPing-Ke Shih dle_func_en(rtwdev, false); 1510e3ec7017SPing-Ke Shih dle_clk_en(rtwdev, true); 1511e3ec7017SPing-Ke Shih 1512e3ec7017SPing-Ke Shih ret = dle_mix_cfg(rtwdev, cfg); 1513e3ec7017SPing-Ke Shih if (ret) { 1514e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR] dle mix cfg\n"); 1515e3ec7017SPing-Ke Shih goto error; 1516e3ec7017SPing-Ke Shih } 1517e3ec7017SPing-Ke Shih dle_quota_cfg(rtwdev, cfg, ext_wde_min_qt_wcpu); 1518e3ec7017SPing-Ke Shih 1519e3ec7017SPing-Ke Shih dle_func_en(rtwdev, true); 1520e3ec7017SPing-Ke Shih 1521e3ec7017SPing-Ke Shih ret = read_poll_timeout(rtw89_read32, ini, 1522e3ec7017SPing-Ke Shih (ini & WDE_MGN_INI_RDY) == WDE_MGN_INI_RDY, 1, 1523e3ec7017SPing-Ke Shih 2000, false, rtwdev, R_AX_WDE_INI_STATUS); 1524e3ec7017SPing-Ke Shih if (ret) { 1525e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]WDE cfg ready\n"); 1526e3ec7017SPing-Ke Shih return ret; 1527e3ec7017SPing-Ke Shih } 1528e3ec7017SPing-Ke Shih 1529e3ec7017SPing-Ke Shih ret = read_poll_timeout(rtw89_read32, ini, 1530e3ec7017SPing-Ke Shih (ini & WDE_MGN_INI_RDY) == WDE_MGN_INI_RDY, 1, 1531e3ec7017SPing-Ke Shih 2000, false, rtwdev, R_AX_PLE_INI_STATUS); 1532e3ec7017SPing-Ke Shih if (ret) { 1533e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]PLE cfg ready\n"); 1534e3ec7017SPing-Ke Shih return ret; 1535e3ec7017SPing-Ke Shih } 1536e3ec7017SPing-Ke Shih 1537e3ec7017SPing-Ke Shih return 0; 1538e3ec7017SPing-Ke Shih error: 1539e3ec7017SPing-Ke Shih dle_func_en(rtwdev, false); 1540e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]trxcfg wde 0x8900 = %x\n", 1541e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_WDE_INI_STATUS)); 1542e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]trxcfg ple 0x8D00 = %x\n", 1543e3ec7017SPing-Ke Shih rtw89_read32(rtwdev, R_AX_PLE_INI_STATUS)); 1544e3ec7017SPing-Ke Shih 1545e3ec7017SPing-Ke Shih return ret; 1546e3ec7017SPing-Ke Shih } 1547e3ec7017SPing-Ke Shih 1548e07a9968SPing-Ke Shih static int preload_init_set(struct rtw89_dev *rtwdev, enum rtw89_mac_idx mac_idx, 1549e07a9968SPing-Ke Shih enum rtw89_qta_mode mode) 1550e07a9968SPing-Ke Shih { 1551e07a9968SPing-Ke Shih u32 reg, max_preld_size, min_rsvd_size; 1552e07a9968SPing-Ke Shih 1553e07a9968SPing-Ke Shih max_preld_size = (mac_idx == RTW89_MAC_0 ? 1554e07a9968SPing-Ke Shih PRELD_B0_ENT_NUM : PRELD_B1_ENT_NUM) * PRELD_AMSDU_SIZE; 1555e07a9968SPing-Ke Shih reg = mac_idx == RTW89_MAC_0 ? 1556e07a9968SPing-Ke Shih R_AX_TXPKTCTL_B0_PRELD_CFG0 : R_AX_TXPKTCTL_B1_PRELD_CFG0; 1557e07a9968SPing-Ke Shih rtw89_write32_mask(rtwdev, reg, B_AX_B0_PRELD_USEMAXSZ_MASK, max_preld_size); 1558e07a9968SPing-Ke Shih rtw89_write32_set(rtwdev, reg, B_AX_B0_PRELD_FEN); 1559e07a9968SPing-Ke Shih 1560e07a9968SPing-Ke Shih min_rsvd_size = PRELD_AMSDU_SIZE; 1561e07a9968SPing-Ke Shih reg = mac_idx == RTW89_MAC_0 ? 1562e07a9968SPing-Ke Shih R_AX_TXPKTCTL_B0_PRELD_CFG1 : R_AX_TXPKTCTL_B1_PRELD_CFG1; 1563e07a9968SPing-Ke Shih rtw89_write32_mask(rtwdev, reg, B_AX_B0_PRELD_NXT_TXENDWIN_MASK, PRELD_NEXT_WND); 1564e07a9968SPing-Ke Shih rtw89_write32_mask(rtwdev, reg, B_AX_B0_PRELD_NXT_RSVMINSZ_MASK, min_rsvd_size); 1565e07a9968SPing-Ke Shih 1566e07a9968SPing-Ke Shih return 0; 1567e07a9968SPing-Ke Shih } 1568e07a9968SPing-Ke Shih 1569e07a9968SPing-Ke Shih static bool is_qta_poh(struct rtw89_dev *rtwdev) 1570e07a9968SPing-Ke Shih { 1571e07a9968SPing-Ke Shih return rtwdev->hci.type == RTW89_HCI_TYPE_PCIE; 1572e07a9968SPing-Ke Shih } 1573e07a9968SPing-Ke Shih 1574e07a9968SPing-Ke Shih static int preload_init(struct rtw89_dev *rtwdev, enum rtw89_mac_idx mac_idx, 1575e07a9968SPing-Ke Shih enum rtw89_qta_mode mode) 1576e07a9968SPing-Ke Shih { 1577e07a9968SPing-Ke Shih const struct rtw89_chip_info *chip = rtwdev->chip; 1578e07a9968SPing-Ke Shih 1579e07a9968SPing-Ke Shih if (chip->chip_id == RTL8852A || chip->chip_id == RTL8852B || !is_qta_poh(rtwdev)) 1580e07a9968SPing-Ke Shih return 0; 1581e07a9968SPing-Ke Shih 1582e07a9968SPing-Ke Shih return preload_init_set(rtwdev, mac_idx, mode); 1583e07a9968SPing-Ke Shih } 1584e07a9968SPing-Ke Shih 1585e3ec7017SPing-Ke Shih static bool dle_is_txq_empty(struct rtw89_dev *rtwdev) 1586e3ec7017SPing-Ke Shih { 1587e3ec7017SPing-Ke Shih u32 msk32; 1588e3ec7017SPing-Ke Shih u32 val32; 1589e3ec7017SPing-Ke Shih 1590e3ec7017SPing-Ke Shih msk32 = B_AX_WDE_EMPTY_QUE_CMAC0_ALL_AC | B_AX_WDE_EMPTY_QUE_CMAC0_MBH | 1591e3ec7017SPing-Ke Shih B_AX_WDE_EMPTY_QUE_CMAC1_MBH | B_AX_WDE_EMPTY_QUE_CMAC0_WMM0 | 1592e3ec7017SPing-Ke Shih B_AX_WDE_EMPTY_QUE_CMAC0_WMM1 | B_AX_WDE_EMPTY_QUE_OTHERS | 1593e3ec7017SPing-Ke Shih B_AX_PLE_EMPTY_QUE_DMAC_MPDU_TX | B_AX_PLE_EMPTY_QTA_DMAC_H2C | 1594e3ec7017SPing-Ke Shih B_AX_PLE_EMPTY_QUE_DMAC_SEC_TX | B_AX_WDE_EMPTY_QUE_DMAC_PKTIN | 1595e3ec7017SPing-Ke Shih B_AX_WDE_EMPTY_QTA_DMAC_HIF | B_AX_WDE_EMPTY_QTA_DMAC_WLAN_CPU | 1596e3ec7017SPing-Ke Shih B_AX_WDE_EMPTY_QTA_DMAC_PKTIN | B_AX_WDE_EMPTY_QTA_DMAC_CPUIO | 1597e3ec7017SPing-Ke Shih B_AX_PLE_EMPTY_QTA_DMAC_B0_TXPL | 1598e3ec7017SPing-Ke Shih B_AX_PLE_EMPTY_QTA_DMAC_B1_TXPL | 1599e3ec7017SPing-Ke Shih B_AX_PLE_EMPTY_QTA_DMAC_MPDU_TX | 1600e3ec7017SPing-Ke Shih B_AX_PLE_EMPTY_QTA_DMAC_CPUIO | 1601e3ec7017SPing-Ke Shih B_AX_WDE_EMPTY_QTA_DMAC_DATA_CPU | 1602e3ec7017SPing-Ke Shih B_AX_PLE_EMPTY_QTA_DMAC_WLAN_CPU; 1603e3ec7017SPing-Ke Shih val32 = rtw89_read32(rtwdev, R_AX_DLE_EMPTY0); 1604e3ec7017SPing-Ke Shih 1605e3ec7017SPing-Ke Shih if ((val32 & msk32) == msk32) 1606e3ec7017SPing-Ke Shih return true; 1607e3ec7017SPing-Ke Shih 1608e3ec7017SPing-Ke Shih return false; 1609e3ec7017SPing-Ke Shih } 1610e3ec7017SPing-Ke Shih 1611e3ec7017SPing-Ke Shih static int sta_sch_init(struct rtw89_dev *rtwdev) 1612e3ec7017SPing-Ke Shih { 1613e3ec7017SPing-Ke Shih u32 p_val; 1614e3ec7017SPing-Ke Shih u8 val; 1615e3ec7017SPing-Ke Shih int ret; 1616e3ec7017SPing-Ke Shih 1617e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, RTW89_MAC_0, RTW89_DMAC_SEL); 1618e3ec7017SPing-Ke Shih if (ret) 1619e3ec7017SPing-Ke Shih return ret; 1620e3ec7017SPing-Ke Shih 1621e3ec7017SPing-Ke Shih val = rtw89_read8(rtwdev, R_AX_SS_CTRL); 1622e3ec7017SPing-Ke Shih val |= B_AX_SS_EN; 1623e3ec7017SPing-Ke Shih rtw89_write8(rtwdev, R_AX_SS_CTRL, val); 1624e3ec7017SPing-Ke Shih 1625e3ec7017SPing-Ke Shih ret = read_poll_timeout(rtw89_read32, p_val, p_val & B_AX_SS_INIT_DONE_1, 1626e3ec7017SPing-Ke Shih 1, TRXCFG_WAIT_CNT, false, rtwdev, R_AX_SS_CTRL); 1627e3ec7017SPing-Ke Shih if (ret) { 1628e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]STA scheduler init\n"); 1629e3ec7017SPing-Ke Shih return ret; 1630e3ec7017SPing-Ke Shih } 1631e3ec7017SPing-Ke Shih 1632e3ec7017SPing-Ke Shih rtw89_write32_set(rtwdev, R_AX_SS_CTRL, B_AX_SS_WARM_INIT_FLG); 1633e3ec7017SPing-Ke Shih 1634e3ec7017SPing-Ke Shih return 0; 1635e3ec7017SPing-Ke Shih } 1636e3ec7017SPing-Ke Shih 1637e3ec7017SPing-Ke Shih static int mpdu_proc_init(struct rtw89_dev *rtwdev) 1638e3ec7017SPing-Ke Shih { 1639e3ec7017SPing-Ke Shih int ret; 1640e3ec7017SPing-Ke Shih 1641e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, RTW89_MAC_0, RTW89_DMAC_SEL); 1642e3ec7017SPing-Ke Shih if (ret) 1643e3ec7017SPing-Ke Shih return ret; 1644e3ec7017SPing-Ke Shih 1645e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_ACTION_FWD0, TRXCFG_MPDU_PROC_ACT_FRWD); 1646e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_TF_FWD, TRXCFG_MPDU_PROC_TF_FRWD); 1647e3ec7017SPing-Ke Shih rtw89_write32_set(rtwdev, R_AX_MPDU_PROC, 1648e3ec7017SPing-Ke Shih B_AX_APPEND_FCS | B_AX_A_ICV_ERR); 1649e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_CUT_AMSDU_CTRL, TRXCFG_MPDU_PROC_CUT_CTRL); 1650e3ec7017SPing-Ke Shih 1651e3ec7017SPing-Ke Shih return 0; 1652e3ec7017SPing-Ke Shih } 1653e3ec7017SPing-Ke Shih 1654e3ec7017SPing-Ke Shih static int sec_eng_init(struct rtw89_dev *rtwdev) 1655e3ec7017SPing-Ke Shih { 1656e3ec7017SPing-Ke Shih u32 val = 0; 1657e3ec7017SPing-Ke Shih int ret; 1658e3ec7017SPing-Ke Shih 1659e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, RTW89_MAC_0, RTW89_DMAC_SEL); 1660e3ec7017SPing-Ke Shih if (ret) 1661e3ec7017SPing-Ke Shih return ret; 1662e3ec7017SPing-Ke Shih 1663e3ec7017SPing-Ke Shih val = rtw89_read32(rtwdev, R_AX_SEC_ENG_CTRL); 1664e3ec7017SPing-Ke Shih /* init clock */ 1665e3ec7017SPing-Ke Shih val |= (B_AX_CLK_EN_CGCMP | B_AX_CLK_EN_WAPI | B_AX_CLK_EN_WEP_TKIP); 1666e3ec7017SPing-Ke Shih /* init TX encryption */ 1667e3ec7017SPing-Ke Shih val |= (B_AX_SEC_TX_ENC | B_AX_SEC_RX_DEC); 1668e3ec7017SPing-Ke Shih val |= (B_AX_MC_DEC | B_AX_BC_DEC); 1669e3ec7017SPing-Ke Shih val &= ~B_AX_TX_PARTIAL_MODE; 1670e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_SEC_ENG_CTRL, val); 1671e3ec7017SPing-Ke Shih 1672e3ec7017SPing-Ke Shih /* init MIC ICV append */ 1673e3ec7017SPing-Ke Shih val = rtw89_read32(rtwdev, R_AX_SEC_MPDU_PROC); 1674e3ec7017SPing-Ke Shih val |= (B_AX_APPEND_ICV | B_AX_APPEND_MIC); 1675e3ec7017SPing-Ke Shih 1676e3ec7017SPing-Ke Shih /* option init */ 1677e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_SEC_MPDU_PROC, val); 1678e3ec7017SPing-Ke Shih 1679e3ec7017SPing-Ke Shih return 0; 1680e3ec7017SPing-Ke Shih } 1681e3ec7017SPing-Ke Shih 1682e3ec7017SPing-Ke Shih static int dmac_init(struct rtw89_dev *rtwdev, u8 mac_idx) 1683e3ec7017SPing-Ke Shih { 1684e3ec7017SPing-Ke Shih int ret; 1685e3ec7017SPing-Ke Shih 1686e3ec7017SPing-Ke Shih ret = dle_init(rtwdev, rtwdev->mac.qta_mode, RTW89_QTA_INVALID); 1687e3ec7017SPing-Ke Shih if (ret) { 1688e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]DLE init %d\n", ret); 1689e3ec7017SPing-Ke Shih return ret; 1690e3ec7017SPing-Ke Shih } 1691e3ec7017SPing-Ke Shih 1692e07a9968SPing-Ke Shih ret = preload_init(rtwdev, RTW89_MAC_0, rtwdev->mac.qta_mode); 1693e07a9968SPing-Ke Shih if (ret) { 1694e07a9968SPing-Ke Shih rtw89_err(rtwdev, "[ERR]preload init %d\n", ret); 1695e07a9968SPing-Ke Shih return ret; 1696e07a9968SPing-Ke Shih } 1697e07a9968SPing-Ke Shih 1698e3ec7017SPing-Ke Shih ret = hfc_init(rtwdev, true, true, true); 1699e3ec7017SPing-Ke Shih if (ret) { 1700e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]HCI FC init %d\n", ret); 1701e3ec7017SPing-Ke Shih return ret; 1702e3ec7017SPing-Ke Shih } 1703e3ec7017SPing-Ke Shih 1704e3ec7017SPing-Ke Shih ret = sta_sch_init(rtwdev); 1705e3ec7017SPing-Ke Shih if (ret) { 1706e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]STA SCH init %d\n", ret); 1707e3ec7017SPing-Ke Shih return ret; 1708e3ec7017SPing-Ke Shih } 1709e3ec7017SPing-Ke Shih 1710e3ec7017SPing-Ke Shih ret = mpdu_proc_init(rtwdev); 1711e3ec7017SPing-Ke Shih if (ret) { 1712e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]MPDU Proc init %d\n", ret); 1713e3ec7017SPing-Ke Shih return ret; 1714e3ec7017SPing-Ke Shih } 1715e3ec7017SPing-Ke Shih 1716e3ec7017SPing-Ke Shih ret = sec_eng_init(rtwdev); 1717e3ec7017SPing-Ke Shih if (ret) { 1718e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]Security Engine init %d\n", ret); 1719e3ec7017SPing-Ke Shih return ret; 1720e3ec7017SPing-Ke Shih } 1721e3ec7017SPing-Ke Shih 1722e3ec7017SPing-Ke Shih return ret; 1723e3ec7017SPing-Ke Shih } 1724e3ec7017SPing-Ke Shih 1725e3ec7017SPing-Ke Shih static int addr_cam_init(struct rtw89_dev *rtwdev, u8 mac_idx) 1726e3ec7017SPing-Ke Shih { 1727e3ec7017SPing-Ke Shih u32 val, reg; 1728e3ec7017SPing-Ke Shih u16 p_val; 1729e3ec7017SPing-Ke Shih int ret; 1730e3ec7017SPing-Ke Shih 1731e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, mac_idx, RTW89_CMAC_SEL); 1732e3ec7017SPing-Ke Shih if (ret) 1733e3ec7017SPing-Ke Shih return ret; 1734e3ec7017SPing-Ke Shih 1735e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_ADDR_CAM_CTRL, mac_idx); 1736e3ec7017SPing-Ke Shih 1737e3ec7017SPing-Ke Shih val = rtw89_read32(rtwdev, reg); 1738e3ec7017SPing-Ke Shih val |= u32_encode_bits(0x7f, B_AX_ADDR_CAM_RANGE_MASK) | 1739e3ec7017SPing-Ke Shih B_AX_ADDR_CAM_CLR | B_AX_ADDR_CAM_EN; 1740e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, reg, val); 1741e3ec7017SPing-Ke Shih 1742e3ec7017SPing-Ke Shih ret = read_poll_timeout(rtw89_read16, p_val, !(p_val & B_AX_ADDR_CAM_CLR), 1743e3ec7017SPing-Ke Shih 1, TRXCFG_WAIT_CNT, false, rtwdev, B_AX_ADDR_CAM_CLR); 1744e3ec7017SPing-Ke Shih if (ret) { 1745e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]ADDR_CAM reset\n"); 1746e3ec7017SPing-Ke Shih return ret; 1747e3ec7017SPing-Ke Shih } 1748e3ec7017SPing-Ke Shih 1749e3ec7017SPing-Ke Shih return 0; 1750e3ec7017SPing-Ke Shih } 1751e3ec7017SPing-Ke Shih 1752e3ec7017SPing-Ke Shih static int scheduler_init(struct rtw89_dev *rtwdev, u8 mac_idx) 1753e3ec7017SPing-Ke Shih { 1754e3ec7017SPing-Ke Shih u32 ret; 1755e3ec7017SPing-Ke Shih u32 reg; 1756e3ec7017SPing-Ke Shih 1757e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, mac_idx, RTW89_CMAC_SEL); 1758e3ec7017SPing-Ke Shih if (ret) 1759e3ec7017SPing-Ke Shih return ret; 1760e3ec7017SPing-Ke Shih 1761e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_PREBKF_CFG_0, mac_idx); 1762e3ec7017SPing-Ke Shih rtw89_write32_mask(rtwdev, reg, B_AX_PREBKF_TIME_MASK, SCH_PREBKF_24US); 1763e3ec7017SPing-Ke Shih 1764e3ec7017SPing-Ke Shih return 0; 1765e3ec7017SPing-Ke Shih } 1766e3ec7017SPing-Ke Shih 1767e3ec7017SPing-Ke Shih static int rtw89_mac_typ_fltr_opt(struct rtw89_dev *rtwdev, 1768e3ec7017SPing-Ke Shih enum rtw89_machdr_frame_type type, 1769e3ec7017SPing-Ke Shih enum rtw89_mac_fwd_target fwd_target, 1770e3ec7017SPing-Ke Shih u8 mac_idx) 1771e3ec7017SPing-Ke Shih { 1772e3ec7017SPing-Ke Shih u32 reg; 1773e3ec7017SPing-Ke Shih u32 val; 1774e3ec7017SPing-Ke Shih 1775e3ec7017SPing-Ke Shih switch (fwd_target) { 1776e3ec7017SPing-Ke Shih case RTW89_FWD_DONT_CARE: 1777e3ec7017SPing-Ke Shih val = RX_FLTR_FRAME_DROP; 1778e3ec7017SPing-Ke Shih break; 1779e3ec7017SPing-Ke Shih case RTW89_FWD_TO_HOST: 1780e3ec7017SPing-Ke Shih val = RX_FLTR_FRAME_TO_HOST; 1781e3ec7017SPing-Ke Shih break; 1782e3ec7017SPing-Ke Shih case RTW89_FWD_TO_WLAN_CPU: 1783e3ec7017SPing-Ke Shih val = RX_FLTR_FRAME_TO_WLCPU; 1784e3ec7017SPing-Ke Shih break; 1785e3ec7017SPing-Ke Shih default: 1786e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]set rx filter fwd target err\n"); 1787e3ec7017SPing-Ke Shih return -EINVAL; 1788e3ec7017SPing-Ke Shih } 1789e3ec7017SPing-Ke Shih 1790e3ec7017SPing-Ke Shih switch (type) { 1791e3ec7017SPing-Ke Shih case RTW89_MGNT: 1792e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_MGNT_FLTR, mac_idx); 1793e3ec7017SPing-Ke Shih break; 1794e3ec7017SPing-Ke Shih case RTW89_CTRL: 1795e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_CTRL_FLTR, mac_idx); 1796e3ec7017SPing-Ke Shih break; 1797e3ec7017SPing-Ke Shih case RTW89_DATA: 1798e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_DATA_FLTR, mac_idx); 1799e3ec7017SPing-Ke Shih break; 1800e3ec7017SPing-Ke Shih default: 1801e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]set rx filter type err\n"); 1802e3ec7017SPing-Ke Shih return -EINVAL; 1803e3ec7017SPing-Ke Shih } 1804e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, reg, val); 1805e3ec7017SPing-Ke Shih 1806e3ec7017SPing-Ke Shih return 0; 1807e3ec7017SPing-Ke Shih } 1808e3ec7017SPing-Ke Shih 1809e3ec7017SPing-Ke Shih static int rx_fltr_init(struct rtw89_dev *rtwdev, u8 mac_idx) 1810e3ec7017SPing-Ke Shih { 1811e3ec7017SPing-Ke Shih int ret, i; 1812e3ec7017SPing-Ke Shih u32 mac_ftlr, plcp_ftlr; 1813e3ec7017SPing-Ke Shih 1814e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, mac_idx, RTW89_CMAC_SEL); 1815e3ec7017SPing-Ke Shih if (ret) 1816e3ec7017SPing-Ke Shih return ret; 1817e3ec7017SPing-Ke Shih 1818e3ec7017SPing-Ke Shih for (i = RTW89_MGNT; i <= RTW89_DATA; i++) { 1819e3ec7017SPing-Ke Shih ret = rtw89_mac_typ_fltr_opt(rtwdev, i, RTW89_FWD_TO_HOST, 1820e3ec7017SPing-Ke Shih mac_idx); 1821e3ec7017SPing-Ke Shih if (ret) 1822e3ec7017SPing-Ke Shih return ret; 1823e3ec7017SPing-Ke Shih } 1824e3ec7017SPing-Ke Shih mac_ftlr = rtwdev->hal.rx_fltr; 1825e3ec7017SPing-Ke Shih plcp_ftlr = B_AX_CCK_CRC_CHK | B_AX_CCK_SIG_CHK | 1826e3ec7017SPing-Ke Shih B_AX_LSIG_PARITY_CHK_EN | B_AX_SIGA_CRC_CHK | 1827e3ec7017SPing-Ke Shih B_AX_VHT_SU_SIGB_CRC_CHK | B_AX_VHT_MU_SIGB_CRC_CHK | 1828e3ec7017SPing-Ke Shih B_AX_HE_SIGB_CRC_CHK; 1829e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, rtw89_mac_reg_by_idx(R_AX_RX_FLTR_OPT, mac_idx), 1830e3ec7017SPing-Ke Shih mac_ftlr); 1831e3ec7017SPing-Ke Shih rtw89_write16(rtwdev, rtw89_mac_reg_by_idx(R_AX_PLCP_HDR_FLTR, mac_idx), 1832e3ec7017SPing-Ke Shih plcp_ftlr); 1833e3ec7017SPing-Ke Shih 1834e3ec7017SPing-Ke Shih return 0; 1835e3ec7017SPing-Ke Shih } 1836e3ec7017SPing-Ke Shih 1837e3ec7017SPing-Ke Shih static void _patch_dis_resp_chk(struct rtw89_dev *rtwdev, u8 mac_idx) 1838e3ec7017SPing-Ke Shih { 1839e3ec7017SPing-Ke Shih u32 reg, val32; 1840e3ec7017SPing-Ke Shih u32 b_rsp_chk_nav, b_rsp_chk_cca; 1841e3ec7017SPing-Ke Shih 1842e3ec7017SPing-Ke Shih b_rsp_chk_nav = B_AX_RSP_CHK_TXNAV | B_AX_RSP_CHK_INTRA_NAV | 1843e3ec7017SPing-Ke Shih B_AX_RSP_CHK_BASIC_NAV; 1844e3ec7017SPing-Ke Shih b_rsp_chk_cca = B_AX_RSP_CHK_SEC_CCA_80 | B_AX_RSP_CHK_SEC_CCA_40 | 1845e3ec7017SPing-Ke Shih B_AX_RSP_CHK_SEC_CCA_20 | B_AX_RSP_CHK_BTCCA | 1846e3ec7017SPing-Ke Shih B_AX_RSP_CHK_EDCCA | B_AX_RSP_CHK_CCA; 1847e3ec7017SPing-Ke Shih 1848e3ec7017SPing-Ke Shih switch (rtwdev->chip->chip_id) { 1849e3ec7017SPing-Ke Shih case RTL8852A: 1850e3ec7017SPing-Ke Shih case RTL8852B: 1851e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_RSP_CHK_SIG, mac_idx); 1852e3ec7017SPing-Ke Shih val32 = rtw89_read32(rtwdev, reg) & ~b_rsp_chk_nav; 1853e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, reg, val32); 1854e3ec7017SPing-Ke Shih 1855e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_TRXPTCL_RESP_0, mac_idx); 1856e3ec7017SPing-Ke Shih val32 = rtw89_read32(rtwdev, reg) & ~b_rsp_chk_cca; 1857e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, reg, val32); 1858e3ec7017SPing-Ke Shih break; 1859e3ec7017SPing-Ke Shih default: 1860e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_RSP_CHK_SIG, mac_idx); 1861e3ec7017SPing-Ke Shih val32 = rtw89_read32(rtwdev, reg) | b_rsp_chk_nav; 1862e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, reg, val32); 1863e3ec7017SPing-Ke Shih 1864e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_TRXPTCL_RESP_0, mac_idx); 1865e3ec7017SPing-Ke Shih val32 = rtw89_read32(rtwdev, reg) | b_rsp_chk_cca; 1866e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, reg, val32); 1867e3ec7017SPing-Ke Shih break; 1868e3ec7017SPing-Ke Shih } 1869e3ec7017SPing-Ke Shih } 1870e3ec7017SPing-Ke Shih 1871e3ec7017SPing-Ke Shih static int cca_ctrl_init(struct rtw89_dev *rtwdev, u8 mac_idx) 1872e3ec7017SPing-Ke Shih { 1873e3ec7017SPing-Ke Shih u32 val, reg; 1874e3ec7017SPing-Ke Shih int ret; 1875e3ec7017SPing-Ke Shih 1876e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, mac_idx, RTW89_CMAC_SEL); 1877e3ec7017SPing-Ke Shih if (ret) 1878e3ec7017SPing-Ke Shih return ret; 1879e3ec7017SPing-Ke Shih 1880e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_CCA_CONTROL, mac_idx); 1881e3ec7017SPing-Ke Shih val = rtw89_read32(rtwdev, reg); 1882e3ec7017SPing-Ke Shih val |= (B_AX_TB_CHK_BASIC_NAV | B_AX_TB_CHK_BTCCA | 1883e3ec7017SPing-Ke Shih B_AX_TB_CHK_EDCCA | B_AX_TB_CHK_CCA_P20 | 1884e3ec7017SPing-Ke Shih B_AX_SIFS_CHK_BTCCA | B_AX_SIFS_CHK_CCA_P20 | 1885e3ec7017SPing-Ke Shih B_AX_CTN_CHK_INTRA_NAV | 1886e3ec7017SPing-Ke Shih B_AX_CTN_CHK_BASIC_NAV | B_AX_CTN_CHK_BTCCA | 1887e3ec7017SPing-Ke Shih B_AX_CTN_CHK_EDCCA | B_AX_CTN_CHK_CCA_S80 | 1888e3ec7017SPing-Ke Shih B_AX_CTN_CHK_CCA_S40 | B_AX_CTN_CHK_CCA_S20 | 1889e3ec7017SPing-Ke Shih B_AX_CTN_CHK_CCA_P20 | B_AX_SIFS_CHK_EDCCA); 1890e3ec7017SPing-Ke Shih val &= ~(B_AX_TB_CHK_TX_NAV | B_AX_TB_CHK_CCA_S80 | 1891e3ec7017SPing-Ke Shih B_AX_TB_CHK_CCA_S40 | B_AX_TB_CHK_CCA_S20 | 1892e3ec7017SPing-Ke Shih B_AX_SIFS_CHK_CCA_S80 | B_AX_SIFS_CHK_CCA_S40 | 1893e3ec7017SPing-Ke Shih B_AX_SIFS_CHK_CCA_S20 | B_AX_CTN_CHK_TXNAV); 1894e3ec7017SPing-Ke Shih 1895e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, reg, val); 1896e3ec7017SPing-Ke Shih 1897e3ec7017SPing-Ke Shih _patch_dis_resp_chk(rtwdev, mac_idx); 1898e3ec7017SPing-Ke Shih 1899e3ec7017SPing-Ke Shih return 0; 1900e3ec7017SPing-Ke Shih } 1901e3ec7017SPing-Ke Shih 1902e3ec7017SPing-Ke Shih static int spatial_reuse_init(struct rtw89_dev *rtwdev, u8 mac_idx) 1903e3ec7017SPing-Ke Shih { 1904e3ec7017SPing-Ke Shih u32 reg; 1905e3ec7017SPing-Ke Shih int ret; 1906e3ec7017SPing-Ke Shih 1907e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, mac_idx, RTW89_CMAC_SEL); 1908e3ec7017SPing-Ke Shih if (ret) 1909e3ec7017SPing-Ke Shih return ret; 1910e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_RX_SR_CTRL, mac_idx); 1911e3ec7017SPing-Ke Shih rtw89_write8_clr(rtwdev, reg, B_AX_SR_EN); 1912e3ec7017SPing-Ke Shih 1913e3ec7017SPing-Ke Shih return 0; 1914e3ec7017SPing-Ke Shih } 1915e3ec7017SPing-Ke Shih 1916e3ec7017SPing-Ke Shih static int tmac_init(struct rtw89_dev *rtwdev, u8 mac_idx) 1917e3ec7017SPing-Ke Shih { 1918e3ec7017SPing-Ke Shih u32 reg; 1919e3ec7017SPing-Ke Shih int ret; 1920e3ec7017SPing-Ke Shih 1921e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, mac_idx, RTW89_CMAC_SEL); 1922e3ec7017SPing-Ke Shih if (ret) 1923e3ec7017SPing-Ke Shih return ret; 1924e3ec7017SPing-Ke Shih 1925e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_MAC_LOOPBACK, mac_idx); 1926e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, reg, B_AX_MACLBK_EN); 1927e3ec7017SPing-Ke Shih 1928e3ec7017SPing-Ke Shih return 0; 1929e3ec7017SPing-Ke Shih } 1930e3ec7017SPing-Ke Shih 1931e3ec7017SPing-Ke Shih static int trxptcl_init(struct rtw89_dev *rtwdev, u8 mac_idx) 1932e3ec7017SPing-Ke Shih { 1933e3ec7017SPing-Ke Shih u32 reg, val, sifs; 1934e3ec7017SPing-Ke Shih int ret; 1935e3ec7017SPing-Ke Shih 1936e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, mac_idx, RTW89_CMAC_SEL); 1937e3ec7017SPing-Ke Shih if (ret) 1938e3ec7017SPing-Ke Shih return ret; 1939e3ec7017SPing-Ke Shih 1940e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_TRXPTCL_RESP_0, mac_idx); 1941e3ec7017SPing-Ke Shih val = rtw89_read32(rtwdev, reg); 1942e3ec7017SPing-Ke Shih val &= ~B_AX_WMAC_SPEC_SIFS_CCK_MASK; 1943e3ec7017SPing-Ke Shih val |= FIELD_PREP(B_AX_WMAC_SPEC_SIFS_CCK_MASK, WMAC_SPEC_SIFS_CCK); 1944e3ec7017SPing-Ke Shih 1945e3ec7017SPing-Ke Shih switch (rtwdev->chip->chip_id) { 1946e3ec7017SPing-Ke Shih case RTL8852A: 1947e3ec7017SPing-Ke Shih sifs = WMAC_SPEC_SIFS_OFDM_52A; 1948e3ec7017SPing-Ke Shih break; 1949e3ec7017SPing-Ke Shih case RTL8852B: 1950e3ec7017SPing-Ke Shih sifs = WMAC_SPEC_SIFS_OFDM_52B; 1951e3ec7017SPing-Ke Shih break; 1952e3ec7017SPing-Ke Shih default: 1953e3ec7017SPing-Ke Shih sifs = WMAC_SPEC_SIFS_OFDM_52C; 1954e3ec7017SPing-Ke Shih break; 1955e3ec7017SPing-Ke Shih } 1956e3ec7017SPing-Ke Shih val &= ~B_AX_WMAC_SPEC_SIFS_OFDM_MASK; 1957e3ec7017SPing-Ke Shih val |= FIELD_PREP(B_AX_WMAC_SPEC_SIFS_OFDM_MASK, sifs); 1958e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, reg, val); 1959e3ec7017SPing-Ke Shih 1960e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_RXTRIG_TEST_USER_2, mac_idx); 1961e3ec7017SPing-Ke Shih rtw89_write32_set(rtwdev, reg, B_AX_RXTRIG_FCSCHK_EN); 1962e3ec7017SPing-Ke Shih 1963e3ec7017SPing-Ke Shih return 0; 1964e3ec7017SPing-Ke Shih } 1965e3ec7017SPing-Ke Shih 1966e3ec7017SPing-Ke Shih static int rmac_init(struct rtw89_dev *rtwdev, u8 mac_idx) 1967e3ec7017SPing-Ke Shih { 1968e3ec7017SPing-Ke Shih #define TRXCFG_RMAC_CCA_TO 32 1969e3ec7017SPing-Ke Shih #define TRXCFG_RMAC_DATA_TO 15 1970e3ec7017SPing-Ke Shih #define RX_MAX_LEN_UNIT 512 1971e3ec7017SPing-Ke Shih #define PLD_RLS_MAX_PG 127 1972e3ec7017SPing-Ke Shih int ret; 1973e3ec7017SPing-Ke Shih u32 reg, rx_max_len, rx_qta; 1974e3ec7017SPing-Ke Shih u16 val; 1975e3ec7017SPing-Ke Shih 1976e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, mac_idx, RTW89_CMAC_SEL); 1977e3ec7017SPing-Ke Shih if (ret) 1978e3ec7017SPing-Ke Shih return ret; 1979e3ec7017SPing-Ke Shih 1980e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_RESPBA_CAM_CTRL, mac_idx); 1981e3ec7017SPing-Ke Shih rtw89_write8_set(rtwdev, reg, B_AX_SSN_SEL); 1982e3ec7017SPing-Ke Shih 1983e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_DLK_PROTECT_CTL, mac_idx); 1984e3ec7017SPing-Ke Shih val = rtw89_read16(rtwdev, reg); 1985e3ec7017SPing-Ke Shih val = u16_replace_bits(val, TRXCFG_RMAC_DATA_TO, 1986e3ec7017SPing-Ke Shih B_AX_RX_DLK_DATA_TIME_MASK); 1987e3ec7017SPing-Ke Shih val = u16_replace_bits(val, TRXCFG_RMAC_CCA_TO, 1988e3ec7017SPing-Ke Shih B_AX_RX_DLK_CCA_TIME_MASK); 1989e3ec7017SPing-Ke Shih rtw89_write16(rtwdev, reg, val); 1990e3ec7017SPing-Ke Shih 1991e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_RCR, mac_idx); 1992e3ec7017SPing-Ke Shih rtw89_write8_mask(rtwdev, reg, B_AX_CH_EN_MASK, 0x1); 1993e3ec7017SPing-Ke Shih 1994e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_RX_FLTR_OPT, mac_idx); 1995e3ec7017SPing-Ke Shih if (mac_idx == RTW89_MAC_0) 1996e3ec7017SPing-Ke Shih rx_qta = rtwdev->mac.dle_info.c0_rx_qta; 1997e3ec7017SPing-Ke Shih else 1998e3ec7017SPing-Ke Shih rx_qta = rtwdev->mac.dle_info.c1_rx_qta; 1999e3ec7017SPing-Ke Shih rx_qta = rx_qta > PLD_RLS_MAX_PG ? PLD_RLS_MAX_PG : rx_qta; 2000e3ec7017SPing-Ke Shih rx_max_len = (rx_qta - 1) * rtwdev->mac.dle_info.ple_pg_size / 2001e3ec7017SPing-Ke Shih RX_MAX_LEN_UNIT; 2002e3ec7017SPing-Ke Shih rx_max_len = rx_max_len > B_AX_RX_MPDU_MAX_LEN_SIZE ? 2003e3ec7017SPing-Ke Shih B_AX_RX_MPDU_MAX_LEN_SIZE : rx_max_len; 2004e3ec7017SPing-Ke Shih rtw89_write32_mask(rtwdev, reg, B_AX_RX_MPDU_MAX_LEN_MASK, rx_max_len); 2005e3ec7017SPing-Ke Shih 2006e3ec7017SPing-Ke Shih if (rtwdev->chip->chip_id == RTL8852A && 2007e3ec7017SPing-Ke Shih rtwdev->hal.cv == CHIP_CBV) { 2008e3ec7017SPing-Ke Shih rtw89_write16_mask(rtwdev, 2009e3ec7017SPing-Ke Shih rtw89_mac_reg_by_idx(R_AX_DLK_PROTECT_CTL, mac_idx), 2010e3ec7017SPing-Ke Shih B_AX_RX_DLK_CCA_TIME_MASK, 0); 2011e3ec7017SPing-Ke Shih rtw89_write16_set(rtwdev, rtw89_mac_reg_by_idx(R_AX_RCR, mac_idx), 2012e3ec7017SPing-Ke Shih BIT(12)); 2013e3ec7017SPing-Ke Shih } 2014e3ec7017SPing-Ke Shih 2015e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_PLCP_HDR_FLTR, mac_idx); 2016e3ec7017SPing-Ke Shih rtw89_write8_clr(rtwdev, reg, B_AX_VHT_SU_SIGB_CRC_CHK); 2017e3ec7017SPing-Ke Shih 2018e3ec7017SPing-Ke Shih return ret; 2019e3ec7017SPing-Ke Shih } 2020e3ec7017SPing-Ke Shih 2021e3ec7017SPing-Ke Shih static int cmac_com_init(struct rtw89_dev *rtwdev, u8 mac_idx) 2022e3ec7017SPing-Ke Shih { 2023e3ec7017SPing-Ke Shih u32 val, reg; 2024e3ec7017SPing-Ke Shih int ret; 2025e3ec7017SPing-Ke Shih 2026e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, mac_idx, RTW89_CMAC_SEL); 2027e3ec7017SPing-Ke Shih if (ret) 2028e3ec7017SPing-Ke Shih return ret; 2029e3ec7017SPing-Ke Shih 2030e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_TX_SUB_CARRIER_VALUE, mac_idx); 2031e3ec7017SPing-Ke Shih val = rtw89_read32(rtwdev, reg); 2032e3ec7017SPing-Ke Shih val = u32_replace_bits(val, 0, B_AX_TXSC_20M_MASK); 2033e3ec7017SPing-Ke Shih val = u32_replace_bits(val, 0, B_AX_TXSC_40M_MASK); 2034e3ec7017SPing-Ke Shih val = u32_replace_bits(val, 0, B_AX_TXSC_80M_MASK); 2035e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, reg, val); 2036e3ec7017SPing-Ke Shih 2037e3ec7017SPing-Ke Shih return 0; 2038e3ec7017SPing-Ke Shih } 2039e3ec7017SPing-Ke Shih 2040e3ec7017SPing-Ke Shih static bool is_qta_dbcc(struct rtw89_dev *rtwdev, enum rtw89_qta_mode mode) 2041e3ec7017SPing-Ke Shih { 2042e3ec7017SPing-Ke Shih const struct rtw89_dle_mem *cfg; 2043e3ec7017SPing-Ke Shih 2044e3ec7017SPing-Ke Shih cfg = get_dle_mem_cfg(rtwdev, mode); 2045e3ec7017SPing-Ke Shih if (!cfg) { 2046e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]get_dle_mem_cfg\n"); 2047e3ec7017SPing-Ke Shih return false; 2048e3ec7017SPing-Ke Shih } 2049e3ec7017SPing-Ke Shih 2050e3ec7017SPing-Ke Shih return (cfg->ple_min_qt->cma1_dma && cfg->ple_max_qt->cma1_dma); 2051e3ec7017SPing-Ke Shih } 2052e3ec7017SPing-Ke Shih 2053e3ec7017SPing-Ke Shih static int ptcl_init(struct rtw89_dev *rtwdev, u8 mac_idx) 2054e3ec7017SPing-Ke Shih { 2055e3ec7017SPing-Ke Shih u32 val, reg; 2056e3ec7017SPing-Ke Shih int ret; 2057e3ec7017SPing-Ke Shih 2058e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, mac_idx, RTW89_CMAC_SEL); 2059e3ec7017SPing-Ke Shih if (ret) 2060e3ec7017SPing-Ke Shih return ret; 2061e3ec7017SPing-Ke Shih 2062e3ec7017SPing-Ke Shih if (rtwdev->hci.type == RTW89_HCI_TYPE_PCIE) { 2063e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_SIFS_SETTING, mac_idx); 2064e3ec7017SPing-Ke Shih val = rtw89_read32(rtwdev, reg); 2065e3ec7017SPing-Ke Shih val = u32_replace_bits(val, S_AX_CTS2S_TH_1K, 2066e3ec7017SPing-Ke Shih B_AX_HW_CTS2SELF_PKT_LEN_TH_MASK); 2067e3ec7017SPing-Ke Shih val |= B_AX_HW_CTS2SELF_EN; 2068e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, reg, val); 2069e3ec7017SPing-Ke Shih 2070e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_PTCL_FSM_MON, mac_idx); 2071e3ec7017SPing-Ke Shih val = rtw89_read32(rtwdev, reg); 2072e3ec7017SPing-Ke Shih val = u32_replace_bits(val, S_AX_PTCL_TO_2MS, B_AX_PTCL_TX_ARB_TO_THR_MASK); 2073e3ec7017SPing-Ke Shih val &= ~B_AX_PTCL_TX_ARB_TO_MODE; 2074e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, reg, val); 2075e3ec7017SPing-Ke Shih } 2076e3ec7017SPing-Ke Shih 2077e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_SIFS_SETTING, mac_idx); 2078e3ec7017SPing-Ke Shih val = rtw89_read32(rtwdev, reg); 2079e3ec7017SPing-Ke Shih val = u32_replace_bits(val, S_AX_CTS2S_TH_SEC_256B, B_AX_HW_CTS2SELF_PKT_LEN_TH_TWW_MASK); 2080e3ec7017SPing-Ke Shih val |= B_AX_HW_CTS2SELF_EN; 2081e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, reg, val); 2082e3ec7017SPing-Ke Shih 2083e3ec7017SPing-Ke Shih return 0; 2084e3ec7017SPing-Ke Shih } 2085e3ec7017SPing-Ke Shih 2086e3ec7017SPing-Ke Shih static int cmac_init(struct rtw89_dev *rtwdev, u8 mac_idx) 2087e3ec7017SPing-Ke Shih { 2088e3ec7017SPing-Ke Shih int ret; 2089e3ec7017SPing-Ke Shih 2090e3ec7017SPing-Ke Shih ret = scheduler_init(rtwdev, mac_idx); 2091e3ec7017SPing-Ke Shih if (ret) { 2092e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]CMAC%d SCH init %d\n", mac_idx, ret); 2093e3ec7017SPing-Ke Shih return ret; 2094e3ec7017SPing-Ke Shih } 2095e3ec7017SPing-Ke Shih 2096e3ec7017SPing-Ke Shih ret = addr_cam_init(rtwdev, mac_idx); 2097e3ec7017SPing-Ke Shih if (ret) { 2098e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]CMAC%d ADDR_CAM reset %d\n", mac_idx, 2099e3ec7017SPing-Ke Shih ret); 2100e3ec7017SPing-Ke Shih return ret; 2101e3ec7017SPing-Ke Shih } 2102e3ec7017SPing-Ke Shih 2103e3ec7017SPing-Ke Shih ret = rx_fltr_init(rtwdev, mac_idx); 2104e3ec7017SPing-Ke Shih if (ret) { 2105e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]CMAC%d RX filter init %d\n", mac_idx, 2106e3ec7017SPing-Ke Shih ret); 2107e3ec7017SPing-Ke Shih return ret; 2108e3ec7017SPing-Ke Shih } 2109e3ec7017SPing-Ke Shih 2110e3ec7017SPing-Ke Shih ret = cca_ctrl_init(rtwdev, mac_idx); 2111e3ec7017SPing-Ke Shih if (ret) { 2112e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]CMAC%d CCA CTRL init %d\n", mac_idx, 2113e3ec7017SPing-Ke Shih ret); 2114e3ec7017SPing-Ke Shih return ret; 2115e3ec7017SPing-Ke Shih } 2116e3ec7017SPing-Ke Shih 2117e3ec7017SPing-Ke Shih ret = spatial_reuse_init(rtwdev, mac_idx); 2118e3ec7017SPing-Ke Shih if (ret) { 2119e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]CMAC%d Spatial Reuse init %d\n", 2120e3ec7017SPing-Ke Shih mac_idx, ret); 2121e3ec7017SPing-Ke Shih return ret; 2122e3ec7017SPing-Ke Shih } 2123e3ec7017SPing-Ke Shih 2124e3ec7017SPing-Ke Shih ret = tmac_init(rtwdev, mac_idx); 2125e3ec7017SPing-Ke Shih if (ret) { 2126e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]CMAC%d TMAC init %d\n", mac_idx, ret); 2127e3ec7017SPing-Ke Shih return ret; 2128e3ec7017SPing-Ke Shih } 2129e3ec7017SPing-Ke Shih 2130e3ec7017SPing-Ke Shih ret = trxptcl_init(rtwdev, mac_idx); 2131e3ec7017SPing-Ke Shih if (ret) { 2132e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]CMAC%d TRXPTCL init %d\n", mac_idx, ret); 2133e3ec7017SPing-Ke Shih return ret; 2134e3ec7017SPing-Ke Shih } 2135e3ec7017SPing-Ke Shih 2136e3ec7017SPing-Ke Shih ret = rmac_init(rtwdev, mac_idx); 2137e3ec7017SPing-Ke Shih if (ret) { 2138e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]CMAC%d RMAC init %d\n", mac_idx, ret); 2139e3ec7017SPing-Ke Shih return ret; 2140e3ec7017SPing-Ke Shih } 2141e3ec7017SPing-Ke Shih 2142e3ec7017SPing-Ke Shih ret = cmac_com_init(rtwdev, mac_idx); 2143e3ec7017SPing-Ke Shih if (ret) { 2144e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]CMAC%d Com init %d\n", mac_idx, ret); 2145e3ec7017SPing-Ke Shih return ret; 2146e3ec7017SPing-Ke Shih } 2147e3ec7017SPing-Ke Shih 2148e3ec7017SPing-Ke Shih ret = ptcl_init(rtwdev, mac_idx); 2149e3ec7017SPing-Ke Shih if (ret) { 2150e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]CMAC%d PTCL init %d\n", mac_idx, ret); 2151e3ec7017SPing-Ke Shih return ret; 2152e3ec7017SPing-Ke Shih } 2153e3ec7017SPing-Ke Shih 2154e3ec7017SPing-Ke Shih return ret; 2155e3ec7017SPing-Ke Shih } 2156e3ec7017SPing-Ke Shih 2157e3ec7017SPing-Ke Shih static int rtw89_mac_read_phycap(struct rtw89_dev *rtwdev, 2158e3ec7017SPing-Ke Shih struct rtw89_mac_c2h_info *c2h_info) 2159e3ec7017SPing-Ke Shih { 2160e3ec7017SPing-Ke Shih struct rtw89_mac_h2c_info h2c_info = {0}; 2161e3ec7017SPing-Ke Shih u32 ret; 2162e3ec7017SPing-Ke Shih 2163e3ec7017SPing-Ke Shih h2c_info.id = RTW89_FWCMD_H2CREG_FUNC_GET_FEATURE; 2164e3ec7017SPing-Ke Shih h2c_info.content_len = 0; 2165e3ec7017SPing-Ke Shih 2166e3ec7017SPing-Ke Shih ret = rtw89_fw_msg_reg(rtwdev, &h2c_info, c2h_info); 2167e3ec7017SPing-Ke Shih if (ret) 2168e3ec7017SPing-Ke Shih return ret; 2169e3ec7017SPing-Ke Shih 2170e3ec7017SPing-Ke Shih if (c2h_info->id != RTW89_FWCMD_C2HREG_FUNC_PHY_CAP) 2171e3ec7017SPing-Ke Shih return -EINVAL; 2172e3ec7017SPing-Ke Shih 2173e3ec7017SPing-Ke Shih return 0; 2174e3ec7017SPing-Ke Shih } 2175e3ec7017SPing-Ke Shih 2176e3ec7017SPing-Ke Shih int rtw89_mac_setup_phycap(struct rtw89_dev *rtwdev) 2177e3ec7017SPing-Ke Shih { 2178e3ec7017SPing-Ke Shih struct rtw89_hal *hal = &rtwdev->hal; 2179e3ec7017SPing-Ke Shih const struct rtw89_chip_info *chip = rtwdev->chip; 2180e3ec7017SPing-Ke Shih struct rtw89_mac_c2h_info c2h_info = {0}; 2181e3ec7017SPing-Ke Shih struct rtw89_c2h_phy_cap *cap = 2182e3ec7017SPing-Ke Shih (struct rtw89_c2h_phy_cap *)&c2h_info.c2hreg[0]; 2183e3ec7017SPing-Ke Shih u32 ret; 2184e3ec7017SPing-Ke Shih 2185e3ec7017SPing-Ke Shih ret = rtw89_mac_read_phycap(rtwdev, &c2h_info); 2186e3ec7017SPing-Ke Shih if (ret) 2187e3ec7017SPing-Ke Shih return ret; 2188e3ec7017SPing-Ke Shih 2189e3ec7017SPing-Ke Shih hal->tx_nss = cap->tx_nss ? 2190e3ec7017SPing-Ke Shih min_t(u8, cap->tx_nss, chip->tx_nss) : chip->tx_nss; 2191e3ec7017SPing-Ke Shih hal->rx_nss = cap->rx_nss ? 2192e3ec7017SPing-Ke Shih min_t(u8, cap->rx_nss, chip->rx_nss) : chip->rx_nss; 2193e3ec7017SPing-Ke Shih 2194e3ec7017SPing-Ke Shih rtw89_debug(rtwdev, RTW89_DBG_FW, 2195e3ec7017SPing-Ke Shih "phycap hal/phy/chip: tx_nss=0x%x/0x%x/0x%x rx_nss=0x%x/0x%x/0x%x\n", 2196e3ec7017SPing-Ke Shih hal->tx_nss, cap->tx_nss, chip->tx_nss, 2197e3ec7017SPing-Ke Shih hal->rx_nss, cap->rx_nss, chip->rx_nss); 2198e3ec7017SPing-Ke Shih 2199e3ec7017SPing-Ke Shih return 0; 2200e3ec7017SPing-Ke Shih } 2201e3ec7017SPing-Ke Shih 2202e3ec7017SPing-Ke Shih static int rtw89_hw_sch_tx_en_h2c(struct rtw89_dev *rtwdev, u8 band, 2203e3ec7017SPing-Ke Shih u16 tx_en_u16, u16 mask_u16) 2204e3ec7017SPing-Ke Shih { 2205e3ec7017SPing-Ke Shih u32 ret; 2206e3ec7017SPing-Ke Shih struct rtw89_mac_c2h_info c2h_info = {0}; 2207e3ec7017SPing-Ke Shih struct rtw89_mac_h2c_info h2c_info = {0}; 2208e3ec7017SPing-Ke Shih struct rtw89_h2creg_sch_tx_en *h2creg = 2209e3ec7017SPing-Ke Shih (struct rtw89_h2creg_sch_tx_en *)h2c_info.h2creg; 2210e3ec7017SPing-Ke Shih 2211e3ec7017SPing-Ke Shih h2c_info.id = RTW89_FWCMD_H2CREG_FUNC_SCH_TX_EN; 2212e3ec7017SPing-Ke Shih h2c_info.content_len = sizeof(*h2creg) - RTW89_H2CREG_HDR_LEN; 2213e3ec7017SPing-Ke Shih h2creg->tx_en = tx_en_u16; 2214e3ec7017SPing-Ke Shih h2creg->mask = mask_u16; 2215e3ec7017SPing-Ke Shih h2creg->band = band; 2216e3ec7017SPing-Ke Shih 2217e3ec7017SPing-Ke Shih ret = rtw89_fw_msg_reg(rtwdev, &h2c_info, &c2h_info); 2218e3ec7017SPing-Ke Shih if (ret) 2219e3ec7017SPing-Ke Shih return ret; 2220e3ec7017SPing-Ke Shih 2221e3ec7017SPing-Ke Shih if (c2h_info.id != RTW89_FWCMD_C2HREG_FUNC_TX_PAUSE_RPT) 2222e3ec7017SPing-Ke Shih return -EINVAL; 2223e3ec7017SPing-Ke Shih 2224e3ec7017SPing-Ke Shih return 0; 2225e3ec7017SPing-Ke Shih } 2226e3ec7017SPing-Ke Shih 2227e3ec7017SPing-Ke Shih static int rtw89_set_hw_sch_tx_en(struct rtw89_dev *rtwdev, u8 mac_idx, 2228e3ec7017SPing-Ke Shih u16 tx_en, u16 tx_en_mask) 2229e3ec7017SPing-Ke Shih { 2230e3ec7017SPing-Ke Shih u32 reg = rtw89_mac_reg_by_idx(R_AX_CTN_TXEN, mac_idx); 2231e3ec7017SPing-Ke Shih u16 val; 2232e3ec7017SPing-Ke Shih int ret; 2233e3ec7017SPing-Ke Shih 2234e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, mac_idx, RTW89_CMAC_SEL); 2235e3ec7017SPing-Ke Shih if (ret) 2236e3ec7017SPing-Ke Shih return ret; 2237e3ec7017SPing-Ke Shih 2238e3ec7017SPing-Ke Shih if (test_bit(RTW89_FLAG_FW_RDY, rtwdev->flags)) 2239e3ec7017SPing-Ke Shih return rtw89_hw_sch_tx_en_h2c(rtwdev, mac_idx, 2240e3ec7017SPing-Ke Shih tx_en, tx_en_mask); 2241e3ec7017SPing-Ke Shih 2242e3ec7017SPing-Ke Shih val = rtw89_read16(rtwdev, reg); 2243e3ec7017SPing-Ke Shih val = (val & ~tx_en_mask) | (tx_en & tx_en_mask); 2244e3ec7017SPing-Ke Shih rtw89_write16(rtwdev, reg, val); 2245e3ec7017SPing-Ke Shih 2246e3ec7017SPing-Ke Shih return 0; 2247e3ec7017SPing-Ke Shih } 2248e3ec7017SPing-Ke Shih 2249e3ec7017SPing-Ke Shih int rtw89_mac_stop_sch_tx(struct rtw89_dev *rtwdev, u8 mac_idx, 2250e3ec7017SPing-Ke Shih u16 *tx_en, enum rtw89_sch_tx_sel sel) 2251e3ec7017SPing-Ke Shih { 2252e3ec7017SPing-Ke Shih int ret; 2253e3ec7017SPing-Ke Shih 2254e3ec7017SPing-Ke Shih *tx_en = rtw89_read16(rtwdev, 2255e3ec7017SPing-Ke Shih rtw89_mac_reg_by_idx(R_AX_CTN_TXEN, mac_idx)); 2256e3ec7017SPing-Ke Shih 2257e3ec7017SPing-Ke Shih switch (sel) { 2258e3ec7017SPing-Ke Shih case RTW89_SCH_TX_SEL_ALL: 2259e3ec7017SPing-Ke Shih ret = rtw89_set_hw_sch_tx_en(rtwdev, mac_idx, 0, 0xffff); 2260e3ec7017SPing-Ke Shih if (ret) 2261e3ec7017SPing-Ke Shih return ret; 2262e3ec7017SPing-Ke Shih break; 2263e3ec7017SPing-Ke Shih case RTW89_SCH_TX_SEL_HIQ: 2264e3ec7017SPing-Ke Shih ret = rtw89_set_hw_sch_tx_en(rtwdev, mac_idx, 2265e3ec7017SPing-Ke Shih 0, B_AX_CTN_TXEN_HGQ); 2266e3ec7017SPing-Ke Shih if (ret) 2267e3ec7017SPing-Ke Shih return ret; 2268e3ec7017SPing-Ke Shih break; 2269e3ec7017SPing-Ke Shih case RTW89_SCH_TX_SEL_MG0: 2270e3ec7017SPing-Ke Shih ret = rtw89_set_hw_sch_tx_en(rtwdev, mac_idx, 2271e3ec7017SPing-Ke Shih 0, B_AX_CTN_TXEN_MGQ); 2272e3ec7017SPing-Ke Shih if (ret) 2273e3ec7017SPing-Ke Shih return ret; 2274e3ec7017SPing-Ke Shih break; 2275e3ec7017SPing-Ke Shih case RTW89_SCH_TX_SEL_MACID: 2276e3ec7017SPing-Ke Shih ret = rtw89_set_hw_sch_tx_en(rtwdev, mac_idx, 0, 0xffff); 2277e3ec7017SPing-Ke Shih if (ret) 2278e3ec7017SPing-Ke Shih return ret; 2279e3ec7017SPing-Ke Shih break; 2280e3ec7017SPing-Ke Shih default: 2281e3ec7017SPing-Ke Shih return 0; 2282e3ec7017SPing-Ke Shih } 2283e3ec7017SPing-Ke Shih 2284e3ec7017SPing-Ke Shih return 0; 2285e3ec7017SPing-Ke Shih } 2286861e58c8SZong-Zhe Yang EXPORT_SYMBOL(rtw89_mac_stop_sch_tx); 2287e3ec7017SPing-Ke Shih 2288e3ec7017SPing-Ke Shih int rtw89_mac_resume_sch_tx(struct rtw89_dev *rtwdev, u8 mac_idx, u16 tx_en) 2289e3ec7017SPing-Ke Shih { 2290e3ec7017SPing-Ke Shih int ret; 2291e3ec7017SPing-Ke Shih 2292e3ec7017SPing-Ke Shih ret = rtw89_set_hw_sch_tx_en(rtwdev, mac_idx, tx_en, 0xffff); 2293e3ec7017SPing-Ke Shih if (ret) 2294e3ec7017SPing-Ke Shih return ret; 2295e3ec7017SPing-Ke Shih 2296e3ec7017SPing-Ke Shih return 0; 2297e3ec7017SPing-Ke Shih } 2298861e58c8SZong-Zhe Yang EXPORT_SYMBOL(rtw89_mac_resume_sch_tx); 2299e3ec7017SPing-Ke Shih 2300e3ec7017SPing-Ke Shih static u16 rtw89_mac_dle_buf_req(struct rtw89_dev *rtwdev, u16 buf_len, 2301e3ec7017SPing-Ke Shih bool wd) 2302e3ec7017SPing-Ke Shih { 2303e3ec7017SPing-Ke Shih u32 val, reg; 2304e3ec7017SPing-Ke Shih int ret; 2305e3ec7017SPing-Ke Shih 2306e3ec7017SPing-Ke Shih reg = wd ? R_AX_WD_BUF_REQ : R_AX_PL_BUF_REQ; 2307e3ec7017SPing-Ke Shih val = buf_len; 2308e3ec7017SPing-Ke Shih val |= B_AX_WD_BUF_REQ_EXEC; 2309e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, reg, val); 2310e3ec7017SPing-Ke Shih 2311e3ec7017SPing-Ke Shih reg = wd ? R_AX_WD_BUF_STATUS : R_AX_PL_BUF_STATUS; 2312e3ec7017SPing-Ke Shih 2313e3ec7017SPing-Ke Shih ret = read_poll_timeout(rtw89_read32, val, val & B_AX_WD_BUF_STAT_DONE, 2314e3ec7017SPing-Ke Shih 1, 2000, false, rtwdev, reg); 2315e3ec7017SPing-Ke Shih if (ret) 2316e3ec7017SPing-Ke Shih return 0xffff; 2317e3ec7017SPing-Ke Shih 2318e3ec7017SPing-Ke Shih return FIELD_GET(B_AX_WD_BUF_STAT_PKTID_MASK, val); 2319e3ec7017SPing-Ke Shih } 2320e3ec7017SPing-Ke Shih 2321e3ec7017SPing-Ke Shih static int rtw89_mac_set_cpuio(struct rtw89_dev *rtwdev, 2322e3ec7017SPing-Ke Shih struct rtw89_cpuio_ctrl *ctrl_para, 2323e3ec7017SPing-Ke Shih bool wd) 2324e3ec7017SPing-Ke Shih { 2325e3ec7017SPing-Ke Shih u32 val, cmd_type, reg; 2326e3ec7017SPing-Ke Shih int ret; 2327e3ec7017SPing-Ke Shih 2328e3ec7017SPing-Ke Shih cmd_type = ctrl_para->cmd_type; 2329e3ec7017SPing-Ke Shih 2330e3ec7017SPing-Ke Shih reg = wd ? R_AX_WD_CPUQ_OP_2 : R_AX_PL_CPUQ_OP_2; 2331e3ec7017SPing-Ke Shih val = 0; 2332e3ec7017SPing-Ke Shih val = u32_replace_bits(val, ctrl_para->start_pktid, 2333e3ec7017SPing-Ke Shih B_AX_WD_CPUQ_OP_STRT_PKTID_MASK); 2334e3ec7017SPing-Ke Shih val = u32_replace_bits(val, ctrl_para->end_pktid, 2335e3ec7017SPing-Ke Shih B_AX_WD_CPUQ_OP_END_PKTID_MASK); 2336e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, reg, val); 2337e3ec7017SPing-Ke Shih 2338e3ec7017SPing-Ke Shih reg = wd ? R_AX_WD_CPUQ_OP_1 : R_AX_PL_CPUQ_OP_1; 2339e3ec7017SPing-Ke Shih val = 0; 2340e3ec7017SPing-Ke Shih val = u32_replace_bits(val, ctrl_para->src_pid, 2341e3ec7017SPing-Ke Shih B_AX_CPUQ_OP_SRC_PID_MASK); 2342e3ec7017SPing-Ke Shih val = u32_replace_bits(val, ctrl_para->src_qid, 2343e3ec7017SPing-Ke Shih B_AX_CPUQ_OP_SRC_QID_MASK); 2344e3ec7017SPing-Ke Shih val = u32_replace_bits(val, ctrl_para->dst_pid, 2345e3ec7017SPing-Ke Shih B_AX_CPUQ_OP_DST_PID_MASK); 2346e3ec7017SPing-Ke Shih val = u32_replace_bits(val, ctrl_para->dst_qid, 2347e3ec7017SPing-Ke Shih B_AX_CPUQ_OP_DST_QID_MASK); 2348e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, reg, val); 2349e3ec7017SPing-Ke Shih 2350e3ec7017SPing-Ke Shih reg = wd ? R_AX_WD_CPUQ_OP_0 : R_AX_PL_CPUQ_OP_0; 2351e3ec7017SPing-Ke Shih val = 0; 2352e3ec7017SPing-Ke Shih val = u32_replace_bits(val, cmd_type, 2353e3ec7017SPing-Ke Shih B_AX_CPUQ_OP_CMD_TYPE_MASK); 2354e3ec7017SPing-Ke Shih val = u32_replace_bits(val, ctrl_para->macid, 2355e3ec7017SPing-Ke Shih B_AX_CPUQ_OP_MACID_MASK); 2356e3ec7017SPing-Ke Shih val = u32_replace_bits(val, ctrl_para->pkt_num, 2357e3ec7017SPing-Ke Shih B_AX_CPUQ_OP_PKTNUM_MASK); 2358e3ec7017SPing-Ke Shih val |= B_AX_WD_CPUQ_OP_EXEC; 2359e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, reg, val); 2360e3ec7017SPing-Ke Shih 2361e3ec7017SPing-Ke Shih reg = wd ? R_AX_WD_CPUQ_OP_STATUS : R_AX_PL_CPUQ_OP_STATUS; 2362e3ec7017SPing-Ke Shih 2363e3ec7017SPing-Ke Shih ret = read_poll_timeout(rtw89_read32, val, val & B_AX_WD_CPUQ_OP_STAT_DONE, 2364e3ec7017SPing-Ke Shih 1, 2000, false, rtwdev, reg); 2365e3ec7017SPing-Ke Shih if (ret) 2366e3ec7017SPing-Ke Shih return ret; 2367e3ec7017SPing-Ke Shih 2368e3ec7017SPing-Ke Shih if (cmd_type == CPUIO_OP_CMD_GET_1ST_PID || 2369e3ec7017SPing-Ke Shih cmd_type == CPUIO_OP_CMD_GET_NEXT_PID) 2370e3ec7017SPing-Ke Shih ctrl_para->pktid = FIELD_GET(B_AX_WD_CPUQ_OP_PKTID_MASK, val); 2371e3ec7017SPing-Ke Shih 2372e3ec7017SPing-Ke Shih return 0; 2373e3ec7017SPing-Ke Shih } 2374e3ec7017SPing-Ke Shih 2375e3ec7017SPing-Ke Shih static int dle_quota_change(struct rtw89_dev *rtwdev, enum rtw89_qta_mode mode) 2376e3ec7017SPing-Ke Shih { 2377e3ec7017SPing-Ke Shih const struct rtw89_dle_mem *cfg; 2378e3ec7017SPing-Ke Shih struct rtw89_cpuio_ctrl ctrl_para = {0}; 2379e3ec7017SPing-Ke Shih u16 pkt_id; 2380e3ec7017SPing-Ke Shih int ret; 2381e3ec7017SPing-Ke Shih 2382e3ec7017SPing-Ke Shih cfg = get_dle_mem_cfg(rtwdev, mode); 2383e3ec7017SPing-Ke Shih if (!cfg) { 2384e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]wd/dle mem cfg\n"); 2385e3ec7017SPing-Ke Shih return -EINVAL; 2386e3ec7017SPing-Ke Shih } 2387e3ec7017SPing-Ke Shih 2388e3ec7017SPing-Ke Shih if (dle_used_size(cfg->wde_size, cfg->ple_size) != rtwdev->chip->fifo_size) { 2389e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]wd/dle mem cfg\n"); 2390e3ec7017SPing-Ke Shih return -EINVAL; 2391e3ec7017SPing-Ke Shih } 2392e3ec7017SPing-Ke Shih 2393e3ec7017SPing-Ke Shih dle_quota_cfg(rtwdev, cfg, INVALID_QT_WCPU); 2394e3ec7017SPing-Ke Shih 2395e3ec7017SPing-Ke Shih pkt_id = rtw89_mac_dle_buf_req(rtwdev, 0x20, true); 2396e3ec7017SPing-Ke Shih if (pkt_id == 0xffff) { 2397e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]WDE DLE buf req\n"); 2398e3ec7017SPing-Ke Shih return -ENOMEM; 2399e3ec7017SPing-Ke Shih } 2400e3ec7017SPing-Ke Shih 2401e3ec7017SPing-Ke Shih ctrl_para.cmd_type = CPUIO_OP_CMD_ENQ_TO_HEAD; 2402e3ec7017SPing-Ke Shih ctrl_para.start_pktid = pkt_id; 2403e3ec7017SPing-Ke Shih ctrl_para.end_pktid = pkt_id; 2404e3ec7017SPing-Ke Shih ctrl_para.pkt_num = 0; 2405e3ec7017SPing-Ke Shih ctrl_para.dst_pid = WDE_DLE_PORT_ID_WDRLS; 2406e3ec7017SPing-Ke Shih ctrl_para.dst_qid = WDE_DLE_QUEID_NO_REPORT; 2407e3ec7017SPing-Ke Shih ret = rtw89_mac_set_cpuio(rtwdev, &ctrl_para, true); 2408e3ec7017SPing-Ke Shih if (ret) { 2409e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]WDE DLE enqueue to head\n"); 2410e3ec7017SPing-Ke Shih return -EFAULT; 2411e3ec7017SPing-Ke Shih } 2412e3ec7017SPing-Ke Shih 2413e3ec7017SPing-Ke Shih pkt_id = rtw89_mac_dle_buf_req(rtwdev, 0x20, false); 2414e3ec7017SPing-Ke Shih if (pkt_id == 0xffff) { 2415e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]PLE DLE buf req\n"); 2416e3ec7017SPing-Ke Shih return -ENOMEM; 2417e3ec7017SPing-Ke Shih } 2418e3ec7017SPing-Ke Shih 2419e3ec7017SPing-Ke Shih ctrl_para.cmd_type = CPUIO_OP_CMD_ENQ_TO_HEAD; 2420e3ec7017SPing-Ke Shih ctrl_para.start_pktid = pkt_id; 2421e3ec7017SPing-Ke Shih ctrl_para.end_pktid = pkt_id; 2422e3ec7017SPing-Ke Shih ctrl_para.pkt_num = 0; 2423e3ec7017SPing-Ke Shih ctrl_para.dst_pid = PLE_DLE_PORT_ID_PLRLS; 2424e3ec7017SPing-Ke Shih ctrl_para.dst_qid = PLE_DLE_QUEID_NO_REPORT; 2425e3ec7017SPing-Ke Shih ret = rtw89_mac_set_cpuio(rtwdev, &ctrl_para, false); 2426e3ec7017SPing-Ke Shih if (ret) { 2427e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]PLE DLE enqueue to head\n"); 2428e3ec7017SPing-Ke Shih return -EFAULT; 2429e3ec7017SPing-Ke Shih } 2430e3ec7017SPing-Ke Shih 2431e3ec7017SPing-Ke Shih return 0; 2432e3ec7017SPing-Ke Shih } 2433e3ec7017SPing-Ke Shih 2434e3ec7017SPing-Ke Shih static int band_idle_ck_b(struct rtw89_dev *rtwdev, u8 mac_idx) 2435e3ec7017SPing-Ke Shih { 2436e3ec7017SPing-Ke Shih int ret; 2437e3ec7017SPing-Ke Shih u32 reg; 2438e3ec7017SPing-Ke Shih u8 val; 2439e3ec7017SPing-Ke Shih 2440e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, mac_idx, RTW89_CMAC_SEL); 2441e3ec7017SPing-Ke Shih if (ret) 2442e3ec7017SPing-Ke Shih return ret; 2443e3ec7017SPing-Ke Shih 2444e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_PTCL_TX_CTN_SEL, mac_idx); 2445e3ec7017SPing-Ke Shih 2446e3ec7017SPing-Ke Shih ret = read_poll_timeout(rtw89_read8, val, 2447e3ec7017SPing-Ke Shih (val & B_AX_PTCL_TX_ON_STAT) == 0, 2448e3ec7017SPing-Ke Shih SW_CVR_DUR_US, 2449e3ec7017SPing-Ke Shih SW_CVR_DUR_US * PTCL_IDLE_POLL_CNT, 2450e3ec7017SPing-Ke Shih false, rtwdev, reg); 2451e3ec7017SPing-Ke Shih if (ret) 2452e3ec7017SPing-Ke Shih return ret; 2453e3ec7017SPing-Ke Shih 2454e3ec7017SPing-Ke Shih return 0; 2455e3ec7017SPing-Ke Shih } 2456e3ec7017SPing-Ke Shih 2457e3ec7017SPing-Ke Shih static int band1_enable(struct rtw89_dev *rtwdev) 2458e3ec7017SPing-Ke Shih { 2459e3ec7017SPing-Ke Shih int ret, i; 2460e3ec7017SPing-Ke Shih u32 sleep_bak[4] = {0}; 2461e3ec7017SPing-Ke Shih u32 pause_bak[4] = {0}; 2462e3ec7017SPing-Ke Shih u16 tx_en; 2463e3ec7017SPing-Ke Shih 2464e3ec7017SPing-Ke Shih ret = rtw89_mac_stop_sch_tx(rtwdev, 0, &tx_en, RTW89_SCH_TX_SEL_ALL); 2465e3ec7017SPing-Ke Shih if (ret) { 2466e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]stop sch tx %d\n", ret); 2467e3ec7017SPing-Ke Shih return ret; 2468e3ec7017SPing-Ke Shih } 2469e3ec7017SPing-Ke Shih 2470e3ec7017SPing-Ke Shih for (i = 0; i < 4; i++) { 2471e3ec7017SPing-Ke Shih sleep_bak[i] = rtw89_read32(rtwdev, R_AX_MACID_SLEEP_0 + i * 4); 2472e3ec7017SPing-Ke Shih pause_bak[i] = rtw89_read32(rtwdev, R_AX_SS_MACID_PAUSE_0 + i * 4); 2473e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_MACID_SLEEP_0 + i * 4, U32_MAX); 2474e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_SS_MACID_PAUSE_0 + i * 4, U32_MAX); 2475e3ec7017SPing-Ke Shih } 2476e3ec7017SPing-Ke Shih 2477e3ec7017SPing-Ke Shih ret = band_idle_ck_b(rtwdev, 0); 2478e3ec7017SPing-Ke Shih if (ret) { 2479e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]tx idle poll %d\n", ret); 2480e3ec7017SPing-Ke Shih return ret; 2481e3ec7017SPing-Ke Shih } 2482e3ec7017SPing-Ke Shih 2483e3ec7017SPing-Ke Shih ret = dle_quota_change(rtwdev, rtwdev->mac.qta_mode); 2484e3ec7017SPing-Ke Shih if (ret) { 2485e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]DLE quota change %d\n", ret); 2486e3ec7017SPing-Ke Shih return ret; 2487e3ec7017SPing-Ke Shih } 2488e3ec7017SPing-Ke Shih 2489e3ec7017SPing-Ke Shih for (i = 0; i < 4; i++) { 2490e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_MACID_SLEEP_0 + i * 4, sleep_bak[i]); 2491e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_SS_MACID_PAUSE_0 + i * 4, pause_bak[i]); 2492e3ec7017SPing-Ke Shih } 2493e3ec7017SPing-Ke Shih 2494e3ec7017SPing-Ke Shih ret = rtw89_mac_resume_sch_tx(rtwdev, 0, tx_en); 2495e3ec7017SPing-Ke Shih if (ret) { 2496e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]CMAC1 resume sch tx %d\n", ret); 2497e3ec7017SPing-Ke Shih return ret; 2498e3ec7017SPing-Ke Shih } 2499e3ec7017SPing-Ke Shih 2500e3ec7017SPing-Ke Shih ret = cmac_func_en(rtwdev, 1, true); 2501e3ec7017SPing-Ke Shih if (ret) { 2502e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]CMAC1 func en %d\n", ret); 2503e3ec7017SPing-Ke Shih return ret; 2504e3ec7017SPing-Ke Shih } 2505e3ec7017SPing-Ke Shih 2506e3ec7017SPing-Ke Shih ret = cmac_init(rtwdev, 1); 2507e3ec7017SPing-Ke Shih if (ret) { 2508e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]CMAC1 init %d\n", ret); 2509e3ec7017SPing-Ke Shih return ret; 2510e3ec7017SPing-Ke Shih } 2511e3ec7017SPing-Ke Shih 2512e3ec7017SPing-Ke Shih rtw89_write32_set(rtwdev, R_AX_SYS_ISO_CTRL_EXTEND, 2513e3ec7017SPing-Ke Shih B_AX_R_SYM_FEN_WLBBFUN_1 | B_AX_R_SYM_FEN_WLBBGLB_1); 2514e3ec7017SPing-Ke Shih 2515e3ec7017SPing-Ke Shih return 0; 2516e3ec7017SPing-Ke Shih } 2517e3ec7017SPing-Ke Shih 2518e3ec7017SPing-Ke Shih static int rtw89_mac_enable_imr(struct rtw89_dev *rtwdev, u8 mac_idx, 2519e3ec7017SPing-Ke Shih enum rtw89_mac_hwmod_sel sel) 2520e3ec7017SPing-Ke Shih { 2521e3ec7017SPing-Ke Shih u32 reg, val; 2522e3ec7017SPing-Ke Shih int ret; 2523e3ec7017SPing-Ke Shih 2524e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, mac_idx, sel); 2525e3ec7017SPing-Ke Shih if (ret) { 2526e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "MAC%d mac_idx%d is not ready\n", 2527e3ec7017SPing-Ke Shih sel, mac_idx); 2528e3ec7017SPing-Ke Shih return ret; 2529e3ec7017SPing-Ke Shih } 2530e3ec7017SPing-Ke Shih 2531e3ec7017SPing-Ke Shih if (sel == RTW89_DMAC_SEL) { 2532e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, R_AX_TXPKTCTL_ERR_IMR_ISR, 2533e3ec7017SPing-Ke Shih B_AX_TXPKTCTL_USRCTL_RLSBMPLEN_ERR_INT_EN | 2534e3ec7017SPing-Ke Shih B_AX_TXPKTCTL_USRCTL_RDNRLSCMD_ERR_INT_EN | 2535e3ec7017SPing-Ke Shih B_AX_TXPKTCTL_CMDPSR_FRZTO_ERR_INT_EN); 2536e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, R_AX_TXPKTCTL_ERR_IMR_ISR_B1, 2537e3ec7017SPing-Ke Shih B_AX_TXPKTCTL_USRCTL_RLSBMPLEN_ERR_INT_EN | 2538e3ec7017SPing-Ke Shih B_AX_TXPKTCTL_USRCTL_RDNRLSCMD_ERR_INT_EN); 2539e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, R_AX_HOST_DISPATCHER_ERR_IMR, 2540e3ec7017SPing-Ke Shih B_AX_HDT_PKT_FAIL_DBG_INT_EN | 2541e3ec7017SPing-Ke Shih B_AX_HDT_OFFSET_UNMATCH_INT_EN); 2542e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, R_AX_CPU_DISPATCHER_ERR_IMR, 2543e3ec7017SPing-Ke Shih B_AX_CPU_SHIFT_EN_ERR_INT_EN); 2544e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, R_AX_PLE_ERR_IMR, 2545e3ec7017SPing-Ke Shih B_AX_PLE_GETNPG_STRPG_ERR_INT_EN); 2546e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, R_AX_WDRLS_ERR_IMR, 2547e3ec7017SPing-Ke Shih B_AX_WDRLS_PLEBREQ_TO_ERR_INT_EN); 2548e3ec7017SPing-Ke Shih rtw89_write32_set(rtwdev, R_AX_HD0IMR, B_AX_WDT_PTFM_INT_EN); 2549e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, R_AX_TXPKTCTL_ERR_IMR_ISR, 2550e3ec7017SPing-Ke Shih B_AX_TXPKTCTL_USRCTL_NOINIT_ERR_INT_EN); 2551e3ec7017SPing-Ke Shih } else if (sel == RTW89_CMAC_SEL) { 2552e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_SCHEDULE_ERR_IMR, mac_idx); 2553e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, reg, 2554e3ec7017SPing-Ke Shih B_AX_SORT_NON_IDLE_ERR_INT_EN); 2555e3ec7017SPing-Ke Shih 2556e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_DLE_CTRL, mac_idx); 2557e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, reg, 2558e3ec7017SPing-Ke Shih B_AX_NO_RESERVE_PAGE_ERR_IMR | 2559e3ec7017SPing-Ke Shih B_AX_RXDATA_FSM_HANG_ERROR_IMR); 2560e3ec7017SPing-Ke Shih 2561e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_PTCL_IMR0, mac_idx); 2562e3ec7017SPing-Ke Shih val = B_AX_F2PCMD_USER_ALLC_ERR_INT_EN | 2563e3ec7017SPing-Ke Shih B_AX_TX_RECORD_PKTID_ERR_INT_EN | 2564e3ec7017SPing-Ke Shih B_AX_FSM_TIMEOUT_ERR_INT_EN; 2565e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, reg, val); 2566e3ec7017SPing-Ke Shih 2567e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_PHYINFO_ERR_IMR, mac_idx); 2568e3ec7017SPing-Ke Shih rtw89_write32_set(rtwdev, reg, 2569e3ec7017SPing-Ke Shih B_AX_PHY_TXON_TIMEOUT_INT_EN | 2570e3ec7017SPing-Ke Shih B_AX_CCK_CCA_TIMEOUT_INT_EN | 2571e3ec7017SPing-Ke Shih B_AX_OFDM_CCA_TIMEOUT_INT_EN | 2572e3ec7017SPing-Ke Shih B_AX_DATA_ON_TIMEOUT_INT_EN | 2573e3ec7017SPing-Ke Shih B_AX_STS_ON_TIMEOUT_INT_EN | 2574e3ec7017SPing-Ke Shih B_AX_CSI_ON_TIMEOUT_INT_EN); 2575e3ec7017SPing-Ke Shih 2576e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_RMAC_ERR_ISR, mac_idx); 2577e3ec7017SPing-Ke Shih val = rtw89_read32(rtwdev, reg); 2578e3ec7017SPing-Ke Shih val |= (B_AX_RMAC_RX_CSI_TIMEOUT_INT_EN | 2579e3ec7017SPing-Ke Shih B_AX_RMAC_RX_TIMEOUT_INT_EN | 2580e3ec7017SPing-Ke Shih B_AX_RMAC_CSI_TIMEOUT_INT_EN); 2581e3ec7017SPing-Ke Shih val &= ~(B_AX_RMAC_CCA_TO_IDLE_TIMEOUT_INT_EN | 2582e3ec7017SPing-Ke Shih B_AX_RMAC_DATA_ON_TO_IDLE_TIMEOUT_INT_EN | 2583e3ec7017SPing-Ke Shih B_AX_RMAC_CCA_TIMEOUT_INT_EN | 2584e3ec7017SPing-Ke Shih B_AX_RMAC_DATA_ON_TIMEOUT_INT_EN); 2585e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, reg, val); 2586e3ec7017SPing-Ke Shih } else { 2587e3ec7017SPing-Ke Shih return -EINVAL; 2588e3ec7017SPing-Ke Shih } 2589e3ec7017SPing-Ke Shih 2590e3ec7017SPing-Ke Shih return 0; 2591e3ec7017SPing-Ke Shih } 2592e3ec7017SPing-Ke Shih 2593e3ec7017SPing-Ke Shih static int rtw89_mac_dbcc_enable(struct rtw89_dev *rtwdev, bool enable) 2594e3ec7017SPing-Ke Shih { 2595e3ec7017SPing-Ke Shih int ret = 0; 2596e3ec7017SPing-Ke Shih 2597e3ec7017SPing-Ke Shih if (enable) { 2598e3ec7017SPing-Ke Shih ret = band1_enable(rtwdev); 2599e3ec7017SPing-Ke Shih if (ret) { 2600e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR] band1_enable %d\n", ret); 2601e3ec7017SPing-Ke Shih return ret; 2602e3ec7017SPing-Ke Shih } 2603e3ec7017SPing-Ke Shih 2604e3ec7017SPing-Ke Shih ret = rtw89_mac_enable_imr(rtwdev, RTW89_MAC_1, RTW89_CMAC_SEL); 2605e3ec7017SPing-Ke Shih if (ret) { 2606e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR] enable CMAC1 IMR %d\n", ret); 2607e3ec7017SPing-Ke Shih return ret; 2608e3ec7017SPing-Ke Shih } 2609e3ec7017SPing-Ke Shih } else { 2610e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR] disable dbcc is not implemented not\n"); 2611e3ec7017SPing-Ke Shih return -EINVAL; 2612e3ec7017SPing-Ke Shih } 2613e3ec7017SPing-Ke Shih 2614e3ec7017SPing-Ke Shih return 0; 2615e3ec7017SPing-Ke Shih } 2616e3ec7017SPing-Ke Shih 2617e3ec7017SPing-Ke Shih static int set_host_rpr(struct rtw89_dev *rtwdev) 2618e3ec7017SPing-Ke Shih { 2619e3ec7017SPing-Ke Shih if (rtwdev->hci.type == RTW89_HCI_TYPE_PCIE) { 2620e3ec7017SPing-Ke Shih rtw89_write32_mask(rtwdev, R_AX_WDRLS_CFG, 2621e3ec7017SPing-Ke Shih B_AX_WDRLS_MODE_MASK, RTW89_RPR_MODE_POH); 2622e3ec7017SPing-Ke Shih rtw89_write32_set(rtwdev, R_AX_RLSRPT0_CFG0, 2623e3ec7017SPing-Ke Shih B_AX_RLSRPT0_FLTR_MAP_MASK); 2624e3ec7017SPing-Ke Shih } else { 2625e3ec7017SPing-Ke Shih rtw89_write32_mask(rtwdev, R_AX_WDRLS_CFG, 2626e3ec7017SPing-Ke Shih B_AX_WDRLS_MODE_MASK, RTW89_RPR_MODE_STF); 2627e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, R_AX_RLSRPT0_CFG0, 2628e3ec7017SPing-Ke Shih B_AX_RLSRPT0_FLTR_MAP_MASK); 2629e3ec7017SPing-Ke Shih } 2630e3ec7017SPing-Ke Shih 2631e3ec7017SPing-Ke Shih rtw89_write32_mask(rtwdev, R_AX_RLSRPT0_CFG1, B_AX_RLSRPT0_AGGNUM_MASK, 30); 2632e3ec7017SPing-Ke Shih rtw89_write32_mask(rtwdev, R_AX_RLSRPT0_CFG1, B_AX_RLSRPT0_TO_MASK, 255); 2633e3ec7017SPing-Ke Shih 2634e3ec7017SPing-Ke Shih return 0; 2635e3ec7017SPing-Ke Shih } 2636e3ec7017SPing-Ke Shih 2637e3ec7017SPing-Ke Shih static int rtw89_mac_trx_init(struct rtw89_dev *rtwdev) 2638e3ec7017SPing-Ke Shih { 2639e3ec7017SPing-Ke Shih enum rtw89_qta_mode qta_mode = rtwdev->mac.qta_mode; 2640e3ec7017SPing-Ke Shih int ret; 2641e3ec7017SPing-Ke Shih 2642e3ec7017SPing-Ke Shih ret = dmac_init(rtwdev, 0); 2643e3ec7017SPing-Ke Shih if (ret) { 2644e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]DMAC init %d\n", ret); 2645e3ec7017SPing-Ke Shih return ret; 2646e3ec7017SPing-Ke Shih } 2647e3ec7017SPing-Ke Shih 2648e3ec7017SPing-Ke Shih ret = cmac_init(rtwdev, 0); 2649e3ec7017SPing-Ke Shih if (ret) { 2650e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]CMAC%d init %d\n", 0, ret); 2651e3ec7017SPing-Ke Shih return ret; 2652e3ec7017SPing-Ke Shih } 2653e3ec7017SPing-Ke Shih 2654e3ec7017SPing-Ke Shih if (is_qta_dbcc(rtwdev, qta_mode)) { 2655e3ec7017SPing-Ke Shih ret = rtw89_mac_dbcc_enable(rtwdev, true); 2656e3ec7017SPing-Ke Shih if (ret) { 2657e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]dbcc_enable init %d\n", ret); 2658e3ec7017SPing-Ke Shih return ret; 2659e3ec7017SPing-Ke Shih } 2660e3ec7017SPing-Ke Shih } 2661e3ec7017SPing-Ke Shih 2662e3ec7017SPing-Ke Shih ret = rtw89_mac_enable_imr(rtwdev, RTW89_MAC_0, RTW89_DMAC_SEL); 2663e3ec7017SPing-Ke Shih if (ret) { 2664e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR] enable DMAC IMR %d\n", ret); 2665e3ec7017SPing-Ke Shih return ret; 2666e3ec7017SPing-Ke Shih } 2667e3ec7017SPing-Ke Shih 2668e3ec7017SPing-Ke Shih ret = rtw89_mac_enable_imr(rtwdev, RTW89_MAC_0, RTW89_CMAC_SEL); 2669e3ec7017SPing-Ke Shih if (ret) { 2670e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR] to enable CMAC0 IMR %d\n", ret); 2671e3ec7017SPing-Ke Shih return ret; 2672e3ec7017SPing-Ke Shih } 2673e3ec7017SPing-Ke Shih 2674e3ec7017SPing-Ke Shih ret = set_host_rpr(rtwdev); 2675e3ec7017SPing-Ke Shih if (ret) { 2676e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR] set host rpr %d\n", ret); 2677e3ec7017SPing-Ke Shih return ret; 2678e3ec7017SPing-Ke Shih } 2679e3ec7017SPing-Ke Shih 2680e3ec7017SPing-Ke Shih return 0; 2681e3ec7017SPing-Ke Shih } 2682e3ec7017SPing-Ke Shih 2683e3ec7017SPing-Ke Shih static void rtw89_mac_disable_cpu(struct rtw89_dev *rtwdev) 2684e3ec7017SPing-Ke Shih { 2685e3ec7017SPing-Ke Shih clear_bit(RTW89_FLAG_FW_RDY, rtwdev->flags); 2686e3ec7017SPing-Ke Shih 2687e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, R_AX_PLATFORM_ENABLE, B_AX_WCPU_EN); 2688de78869dSChia-Yuan Li rtw89_write32_clr(rtwdev, R_AX_WCPU_FW_CTRL, B_AX_WCPU_FWDL_EN | 2689de78869dSChia-Yuan Li B_AX_H2C_PATH_RDY | B_AX_FWDL_PATH_RDY); 2690e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, R_AX_SYS_CLK_CTRL, B_AX_CPU_CLK_EN); 2691de78869dSChia-Yuan Li rtw89_write32_clr(rtwdev, R_AX_PLATFORM_ENABLE, B_AX_PLATFORM_EN); 2692de78869dSChia-Yuan Li rtw89_write32_set(rtwdev, R_AX_PLATFORM_ENABLE, B_AX_PLATFORM_EN); 2693e3ec7017SPing-Ke Shih } 2694e3ec7017SPing-Ke Shih 2695e3ec7017SPing-Ke Shih static int rtw89_mac_enable_cpu(struct rtw89_dev *rtwdev, u8 boot_reason, 2696e3ec7017SPing-Ke Shih bool dlfw) 2697e3ec7017SPing-Ke Shih { 2698e3ec7017SPing-Ke Shih u32 val; 2699e3ec7017SPing-Ke Shih int ret; 2700e3ec7017SPing-Ke Shih 2701e3ec7017SPing-Ke Shih if (rtw89_read32(rtwdev, R_AX_PLATFORM_ENABLE) & B_AX_WCPU_EN) 2702e3ec7017SPing-Ke Shih return -EFAULT; 2703e3ec7017SPing-Ke Shih 2704e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_HALT_H2C_CTRL, 0); 2705e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_HALT_C2H_CTRL, 0); 2706e3ec7017SPing-Ke Shih 2707e3ec7017SPing-Ke Shih rtw89_write32_set(rtwdev, R_AX_SYS_CLK_CTRL, B_AX_CPU_CLK_EN); 2708e3ec7017SPing-Ke Shih 2709e3ec7017SPing-Ke Shih val = rtw89_read32(rtwdev, R_AX_WCPU_FW_CTRL); 2710e3ec7017SPing-Ke Shih val &= ~(B_AX_WCPU_FWDL_EN | B_AX_H2C_PATH_RDY | B_AX_FWDL_PATH_RDY); 2711e3ec7017SPing-Ke Shih val = u32_replace_bits(val, RTW89_FWDL_INITIAL_STATE, 2712e3ec7017SPing-Ke Shih B_AX_WCPU_FWDL_STS_MASK); 2713e3ec7017SPing-Ke Shih 2714e3ec7017SPing-Ke Shih if (dlfw) 2715e3ec7017SPing-Ke Shih val |= B_AX_WCPU_FWDL_EN; 2716e3ec7017SPing-Ke Shih 2717e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_WCPU_FW_CTRL, val); 2718e3ec7017SPing-Ke Shih rtw89_write16_mask(rtwdev, R_AX_BOOT_REASON, B_AX_BOOT_REASON_MASK, 2719e3ec7017SPing-Ke Shih boot_reason); 2720e3ec7017SPing-Ke Shih rtw89_write32_set(rtwdev, R_AX_PLATFORM_ENABLE, B_AX_WCPU_EN); 2721e3ec7017SPing-Ke Shih 2722e3ec7017SPing-Ke Shih if (!dlfw) { 2723e3ec7017SPing-Ke Shih mdelay(5); 2724e3ec7017SPing-Ke Shih 2725e3ec7017SPing-Ke Shih ret = rtw89_fw_check_rdy(rtwdev); 2726e3ec7017SPing-Ke Shih if (ret) 2727e3ec7017SPing-Ke Shih return ret; 2728e3ec7017SPing-Ke Shih } 2729e3ec7017SPing-Ke Shih 2730e3ec7017SPing-Ke Shih return 0; 2731e3ec7017SPing-Ke Shih } 2732e3ec7017SPing-Ke Shih 2733e3ec7017SPing-Ke Shih static int rtw89_mac_fw_dl_pre_init(struct rtw89_dev *rtwdev) 2734e3ec7017SPing-Ke Shih { 2735e3ec7017SPing-Ke Shih u32 val; 2736e3ec7017SPing-Ke Shih int ret; 2737e3ec7017SPing-Ke Shih 2738e3ec7017SPing-Ke Shih val = B_AX_MAC_FUNC_EN | B_AX_DMAC_FUNC_EN | B_AX_DISPATCHER_EN | 2739e3ec7017SPing-Ke Shih B_AX_PKT_BUF_EN; 2740e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_DMAC_FUNC_EN, val); 2741e3ec7017SPing-Ke Shih 2742e3ec7017SPing-Ke Shih val = B_AX_DISPATCHER_CLK_EN; 2743e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_DMAC_CLK_EN, val); 2744e3ec7017SPing-Ke Shih 2745e3ec7017SPing-Ke Shih ret = dle_init(rtwdev, RTW89_QTA_DLFW, rtwdev->mac.qta_mode); 2746e3ec7017SPing-Ke Shih if (ret) { 2747e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]DLE pre init %d\n", ret); 2748e3ec7017SPing-Ke Shih return ret; 2749e3ec7017SPing-Ke Shih } 2750e3ec7017SPing-Ke Shih 2751e3ec7017SPing-Ke Shih ret = hfc_init(rtwdev, true, false, true); 2752e3ec7017SPing-Ke Shih if (ret) { 2753e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[ERR]HCI FC pre init %d\n", ret); 2754e3ec7017SPing-Ke Shih return ret; 2755e3ec7017SPing-Ke Shih } 2756e3ec7017SPing-Ke Shih 2757e3ec7017SPing-Ke Shih return ret; 2758e3ec7017SPing-Ke Shih } 2759e3ec7017SPing-Ke Shih 2760e3ec7017SPing-Ke Shih static void rtw89_mac_hci_func_en(struct rtw89_dev *rtwdev) 2761e3ec7017SPing-Ke Shih { 27622af64b4aSPing-Ke Shih const struct rtw89_chip_info *chip = rtwdev->chip; 27632af64b4aSPing-Ke Shih 27642af64b4aSPing-Ke Shih rtw89_write32_set(rtwdev, chip->hci_func_en_addr, 2765e3ec7017SPing-Ke Shih B_AX_HCI_TXDMA_EN | B_AX_HCI_RXDMA_EN); 2766e3ec7017SPing-Ke Shih } 2767e3ec7017SPing-Ke Shih 2768e3ec7017SPing-Ke Shih void rtw89_mac_enable_bb_rf(struct rtw89_dev *rtwdev) 2769e3ec7017SPing-Ke Shih { 2770e3ec7017SPing-Ke Shih rtw89_write8_set(rtwdev, R_AX_SYS_FUNC_EN, 2771e3ec7017SPing-Ke Shih B_AX_FEN_BBRSTB | B_AX_FEN_BB_GLB_RSTN); 2772e3ec7017SPing-Ke Shih rtw89_write32_set(rtwdev, R_AX_WLRF_CTRL, 2773e3ec7017SPing-Ke Shih B_AX_WLRF1_CTRL_7 | B_AX_WLRF1_CTRL_1 | 2774e3ec7017SPing-Ke Shih B_AX_WLRF_CTRL_7 | B_AX_WLRF_CTRL_1); 2775e3ec7017SPing-Ke Shih rtw89_write8_set(rtwdev, R_AX_PHYREG_SET, PHYREG_SET_ALL_CYCLE); 2776e3ec7017SPing-Ke Shih } 2777e3ec7017SPing-Ke Shih 2778e3ec7017SPing-Ke Shih void rtw89_mac_disable_bb_rf(struct rtw89_dev *rtwdev) 2779e3ec7017SPing-Ke Shih { 2780e3ec7017SPing-Ke Shih rtw89_write8_clr(rtwdev, R_AX_SYS_FUNC_EN, 2781e3ec7017SPing-Ke Shih B_AX_FEN_BBRSTB | B_AX_FEN_BB_GLB_RSTN); 2782e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, R_AX_WLRF_CTRL, 2783e3ec7017SPing-Ke Shih B_AX_WLRF1_CTRL_7 | B_AX_WLRF1_CTRL_1 | 2784e3ec7017SPing-Ke Shih B_AX_WLRF_CTRL_7 | B_AX_WLRF_CTRL_1); 2785e3ec7017SPing-Ke Shih rtw89_write8_clr(rtwdev, R_AX_PHYREG_SET, PHYREG_SET_ALL_CYCLE); 2786e3ec7017SPing-Ke Shih } 2787e3ec7017SPing-Ke Shih 2788e3ec7017SPing-Ke Shih int rtw89_mac_partial_init(struct rtw89_dev *rtwdev) 2789e3ec7017SPing-Ke Shih { 2790e3ec7017SPing-Ke Shih int ret; 2791e3ec7017SPing-Ke Shih 2792e3ec7017SPing-Ke Shih ret = rtw89_mac_power_switch(rtwdev, true); 2793e3ec7017SPing-Ke Shih if (ret) { 2794e3ec7017SPing-Ke Shih rtw89_mac_power_switch(rtwdev, false); 2795e3ec7017SPing-Ke Shih ret = rtw89_mac_power_switch(rtwdev, true); 2796e3ec7017SPing-Ke Shih if (ret) 2797e3ec7017SPing-Ke Shih return ret; 2798e3ec7017SPing-Ke Shih } 2799e3ec7017SPing-Ke Shih 2800e3ec7017SPing-Ke Shih rtw89_mac_hci_func_en(rtwdev); 2801e3ec7017SPing-Ke Shih 2802e3ec7017SPing-Ke Shih if (rtwdev->hci.ops->mac_pre_init) { 2803e3ec7017SPing-Ke Shih ret = rtwdev->hci.ops->mac_pre_init(rtwdev); 2804e3ec7017SPing-Ke Shih if (ret) 2805e3ec7017SPing-Ke Shih return ret; 2806e3ec7017SPing-Ke Shih } 2807e3ec7017SPing-Ke Shih 2808e3ec7017SPing-Ke Shih ret = rtw89_mac_fw_dl_pre_init(rtwdev); 2809e3ec7017SPing-Ke Shih if (ret) 2810e3ec7017SPing-Ke Shih return ret; 2811e3ec7017SPing-Ke Shih 2812e3ec7017SPing-Ke Shih rtw89_mac_disable_cpu(rtwdev); 2813e3ec7017SPing-Ke Shih ret = rtw89_mac_enable_cpu(rtwdev, 0, true); 2814e3ec7017SPing-Ke Shih if (ret) 2815e3ec7017SPing-Ke Shih return ret; 2816e3ec7017SPing-Ke Shih 2817e3ec7017SPing-Ke Shih ret = rtw89_fw_download(rtwdev, RTW89_FW_NORMAL); 2818e3ec7017SPing-Ke Shih if (ret) 2819e3ec7017SPing-Ke Shih return ret; 2820e3ec7017SPing-Ke Shih 2821e3ec7017SPing-Ke Shih return 0; 2822e3ec7017SPing-Ke Shih } 2823e3ec7017SPing-Ke Shih 2824e3ec7017SPing-Ke Shih int rtw89_mac_init(struct rtw89_dev *rtwdev) 2825e3ec7017SPing-Ke Shih { 2826e3ec7017SPing-Ke Shih int ret; 2827e3ec7017SPing-Ke Shih 2828e3ec7017SPing-Ke Shih ret = rtw89_mac_partial_init(rtwdev); 2829e3ec7017SPing-Ke Shih if (ret) 2830e3ec7017SPing-Ke Shih goto fail; 2831e3ec7017SPing-Ke Shih 2832e3ec7017SPing-Ke Shih rtw89_mac_enable_bb_rf(rtwdev); 2833e3ec7017SPing-Ke Shih 2834e3ec7017SPing-Ke Shih ret = rtw89_mac_sys_init(rtwdev); 2835e3ec7017SPing-Ke Shih if (ret) 2836e3ec7017SPing-Ke Shih goto fail; 2837e3ec7017SPing-Ke Shih 2838e3ec7017SPing-Ke Shih ret = rtw89_mac_trx_init(rtwdev); 2839e3ec7017SPing-Ke Shih if (ret) 2840e3ec7017SPing-Ke Shih goto fail; 2841e3ec7017SPing-Ke Shih 2842e3ec7017SPing-Ke Shih if (rtwdev->hci.ops->mac_post_init) { 2843e3ec7017SPing-Ke Shih ret = rtwdev->hci.ops->mac_post_init(rtwdev); 2844e3ec7017SPing-Ke Shih if (ret) 2845e3ec7017SPing-Ke Shih goto fail; 2846e3ec7017SPing-Ke Shih } 2847e3ec7017SPing-Ke Shih 2848e3ec7017SPing-Ke Shih rtw89_fw_send_all_early_h2c(rtwdev); 2849e3ec7017SPing-Ke Shih rtw89_fw_h2c_set_ofld_cfg(rtwdev); 2850e3ec7017SPing-Ke Shih 2851e3ec7017SPing-Ke Shih return ret; 2852e3ec7017SPing-Ke Shih fail: 2853e3ec7017SPing-Ke Shih rtw89_mac_power_switch(rtwdev, false); 2854e3ec7017SPing-Ke Shih 2855e3ec7017SPing-Ke Shih return ret; 2856e3ec7017SPing-Ke Shih } 2857e3ec7017SPing-Ke Shih 2858e3ec7017SPing-Ke Shih static void rtw89_mac_dmac_tbl_init(struct rtw89_dev *rtwdev, u8 macid) 2859e3ec7017SPing-Ke Shih { 2860e3ec7017SPing-Ke Shih u8 i; 2861e3ec7017SPing-Ke Shih 2862e3ec7017SPing-Ke Shih for (i = 0; i < 4; i++) { 2863e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_FILTER_MODEL_ADDR, 2864e3ec7017SPing-Ke Shih DMAC_TBL_BASE_ADDR + (macid << 4) + (i << 2)); 2865e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_INDIR_ACCESS_ENTRY, 0); 2866e3ec7017SPing-Ke Shih } 2867e3ec7017SPing-Ke Shih } 2868e3ec7017SPing-Ke Shih 2869e3ec7017SPing-Ke Shih static void rtw89_mac_cmac_tbl_init(struct rtw89_dev *rtwdev, u8 macid) 2870e3ec7017SPing-Ke Shih { 2871e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_FILTER_MODEL_ADDR, 2872e3ec7017SPing-Ke Shih CMAC_TBL_BASE_ADDR + macid * CCTL_INFO_SIZE); 2873e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_INDIR_ACCESS_ENTRY, 0x4); 2874e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_INDIR_ACCESS_ENTRY + 4, 0x400A0004); 2875e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_INDIR_ACCESS_ENTRY + 8, 0); 2876e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_INDIR_ACCESS_ENTRY + 12, 0); 2877e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_INDIR_ACCESS_ENTRY + 16, 0); 2878e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_INDIR_ACCESS_ENTRY + 20, 0xE43000B); 2879e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_INDIR_ACCESS_ENTRY + 24, 0); 2880e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_INDIR_ACCESS_ENTRY + 28, 0xB8109); 2881e3ec7017SPing-Ke Shih } 2882e3ec7017SPing-Ke Shih 28831b73e77dSPing-Ke Shih int rtw89_mac_set_macid_pause(struct rtw89_dev *rtwdev, u8 macid, bool pause) 2884e3ec7017SPing-Ke Shih { 2885e3ec7017SPing-Ke Shih u8 sh = FIELD_GET(GENMASK(4, 0), macid); 2886e3ec7017SPing-Ke Shih u8 grp = macid >> 5; 2887e3ec7017SPing-Ke Shih int ret; 2888e3ec7017SPing-Ke Shih 2889e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, RTW89_MAC_0, RTW89_CMAC_SEL); 2890e3ec7017SPing-Ke Shih if (ret) 2891e3ec7017SPing-Ke Shih return ret; 2892e3ec7017SPing-Ke Shih 2893e3ec7017SPing-Ke Shih rtw89_fw_h2c_macid_pause(rtwdev, sh, grp, pause); 2894e3ec7017SPing-Ke Shih 2895e3ec7017SPing-Ke Shih return 0; 2896e3ec7017SPing-Ke Shih } 2897e3ec7017SPing-Ke Shih 2898e3ec7017SPing-Ke Shih static const struct rtw89_port_reg rtw_port_base = { 2899e3ec7017SPing-Ke Shih .port_cfg = R_AX_PORT_CFG_P0, 2900e3ec7017SPing-Ke Shih .tbtt_prohib = R_AX_TBTT_PROHIB_P0, 2901e3ec7017SPing-Ke Shih .bcn_area = R_AX_BCN_AREA_P0, 2902e3ec7017SPing-Ke Shih .bcn_early = R_AX_BCNERLYINT_CFG_P0, 2903e3ec7017SPing-Ke Shih .tbtt_early = R_AX_TBTTERLYINT_CFG_P0, 2904e3ec7017SPing-Ke Shih .tbtt_agg = R_AX_TBTT_AGG_P0, 2905e3ec7017SPing-Ke Shih .bcn_space = R_AX_BCN_SPACE_CFG_P0, 2906e3ec7017SPing-Ke Shih .bcn_forcetx = R_AX_BCN_FORCETX_P0, 2907e3ec7017SPing-Ke Shih .bcn_err_cnt = R_AX_BCN_ERR_CNT_P0, 2908e3ec7017SPing-Ke Shih .bcn_err_flag = R_AX_BCN_ERR_FLAG_P0, 2909e3ec7017SPing-Ke Shih .dtim_ctrl = R_AX_DTIM_CTRL_P0, 2910e3ec7017SPing-Ke Shih .tbtt_shift = R_AX_TBTT_SHIFT_P0, 2911e3ec7017SPing-Ke Shih .bcn_cnt_tmr = R_AX_BCN_CNT_TMR_P0, 2912e3ec7017SPing-Ke Shih .tsftr_l = R_AX_TSFTR_LOW_P0, 2913e3ec7017SPing-Ke Shih .tsftr_h = R_AX_TSFTR_HIGH_P0 2914e3ec7017SPing-Ke Shih }; 2915e3ec7017SPing-Ke Shih 2916e3ec7017SPing-Ke Shih #define BCN_INTERVAL 100 2917e3ec7017SPing-Ke Shih #define BCN_ERLY_DEF 160 2918e3ec7017SPing-Ke Shih #define BCN_SETUP_DEF 2 2919e3ec7017SPing-Ke Shih #define BCN_HOLD_DEF 200 2920e3ec7017SPing-Ke Shih #define BCN_MASK_DEF 0 2921e3ec7017SPing-Ke Shih #define TBTT_ERLY_DEF 5 2922e3ec7017SPing-Ke Shih #define BCN_SET_UNIT 32 2923e3ec7017SPing-Ke Shih #define BCN_ERLY_SET_DLY (10 * 2) 2924e3ec7017SPing-Ke Shih 2925e3ec7017SPing-Ke Shih static void rtw89_mac_port_cfg_func_sw(struct rtw89_dev *rtwdev, 2926e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif) 2927e3ec7017SPing-Ke Shih { 2928e3ec7017SPing-Ke Shih struct ieee80211_vif *vif = rtwvif_to_vif(rtwvif); 2929e3ec7017SPing-Ke Shih const struct rtw89_port_reg *p = &rtw_port_base; 2930e3ec7017SPing-Ke Shih 2931e3ec7017SPing-Ke Shih if (!rtw89_read32_port_mask(rtwdev, rtwvif, p->port_cfg, B_AX_PORT_FUNC_EN)) 2932e3ec7017SPing-Ke Shih return; 2933e3ec7017SPing-Ke Shih 2934e3ec7017SPing-Ke Shih rtw89_write32_port_clr(rtwdev, rtwvif, p->tbtt_prohib, B_AX_TBTT_SETUP_MASK); 2935e3ec7017SPing-Ke Shih rtw89_write32_port_mask(rtwdev, rtwvif, p->tbtt_prohib, B_AX_TBTT_HOLD_MASK, 1); 2936e3ec7017SPing-Ke Shih rtw89_write16_port_clr(rtwdev, rtwvif, p->tbtt_early, B_AX_TBTTERLY_MASK); 2937e3ec7017SPing-Ke Shih rtw89_write16_port_clr(rtwdev, rtwvif, p->bcn_early, B_AX_BCNERLY_MASK); 2938e3ec7017SPing-Ke Shih 2939e3ec7017SPing-Ke Shih msleep(vif->bss_conf.beacon_int + 1); 2940e3ec7017SPing-Ke Shih 2941e3ec7017SPing-Ke Shih rtw89_write32_port_clr(rtwdev, rtwvif, p->port_cfg, B_AX_PORT_FUNC_EN | 2942e3ec7017SPing-Ke Shih B_AX_BRK_SETUP); 2943e3ec7017SPing-Ke Shih rtw89_write32_port_set(rtwdev, rtwvif, p->port_cfg, B_AX_TSFTR_RST); 2944e3ec7017SPing-Ke Shih rtw89_write32_port(rtwdev, rtwvif, p->bcn_cnt_tmr, 0); 2945e3ec7017SPing-Ke Shih } 2946e3ec7017SPing-Ke Shih 2947e3ec7017SPing-Ke Shih static void rtw89_mac_port_cfg_tx_rpt(struct rtw89_dev *rtwdev, 2948e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif, bool en) 2949e3ec7017SPing-Ke Shih { 2950e3ec7017SPing-Ke Shih const struct rtw89_port_reg *p = &rtw_port_base; 2951e3ec7017SPing-Ke Shih 2952e3ec7017SPing-Ke Shih if (en) 2953e3ec7017SPing-Ke Shih rtw89_write32_port_set(rtwdev, rtwvif, p->port_cfg, B_AX_TXBCN_RPT_EN); 2954e3ec7017SPing-Ke Shih else 2955e3ec7017SPing-Ke Shih rtw89_write32_port_clr(rtwdev, rtwvif, p->port_cfg, B_AX_TXBCN_RPT_EN); 2956e3ec7017SPing-Ke Shih } 2957e3ec7017SPing-Ke Shih 2958e3ec7017SPing-Ke Shih static void rtw89_mac_port_cfg_rx_rpt(struct rtw89_dev *rtwdev, 2959e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif, bool en) 2960e3ec7017SPing-Ke Shih { 2961e3ec7017SPing-Ke Shih const struct rtw89_port_reg *p = &rtw_port_base; 2962e3ec7017SPing-Ke Shih 2963e3ec7017SPing-Ke Shih if (en) 2964e3ec7017SPing-Ke Shih rtw89_write32_port_set(rtwdev, rtwvif, p->port_cfg, B_AX_RXBCN_RPT_EN); 2965e3ec7017SPing-Ke Shih else 2966e3ec7017SPing-Ke Shih rtw89_write32_port_clr(rtwdev, rtwvif, p->port_cfg, B_AX_RXBCN_RPT_EN); 2967e3ec7017SPing-Ke Shih } 2968e3ec7017SPing-Ke Shih 2969e3ec7017SPing-Ke Shih static void rtw89_mac_port_cfg_net_type(struct rtw89_dev *rtwdev, 2970e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif) 2971e3ec7017SPing-Ke Shih { 2972e3ec7017SPing-Ke Shih const struct rtw89_port_reg *p = &rtw_port_base; 2973e3ec7017SPing-Ke Shih 2974e3ec7017SPing-Ke Shih rtw89_write32_port_mask(rtwdev, rtwvif, p->port_cfg, B_AX_NET_TYPE_MASK, 2975e3ec7017SPing-Ke Shih rtwvif->net_type); 2976e3ec7017SPing-Ke Shih } 2977e3ec7017SPing-Ke Shih 2978e3ec7017SPing-Ke Shih static void rtw89_mac_port_cfg_bcn_prct(struct rtw89_dev *rtwdev, 2979e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif) 2980e3ec7017SPing-Ke Shih { 2981e3ec7017SPing-Ke Shih const struct rtw89_port_reg *p = &rtw_port_base; 2982e3ec7017SPing-Ke Shih bool en = rtwvif->net_type != RTW89_NET_TYPE_NO_LINK; 2983e3ec7017SPing-Ke Shih u32 bits = B_AX_TBTT_PROHIB_EN | B_AX_BRK_SETUP; 2984e3ec7017SPing-Ke Shih 2985e3ec7017SPing-Ke Shih if (en) 2986e3ec7017SPing-Ke Shih rtw89_write32_port_set(rtwdev, rtwvif, p->port_cfg, bits); 2987e3ec7017SPing-Ke Shih else 2988e3ec7017SPing-Ke Shih rtw89_write32_port_clr(rtwdev, rtwvif, p->port_cfg, bits); 2989e3ec7017SPing-Ke Shih } 2990e3ec7017SPing-Ke Shih 2991e3ec7017SPing-Ke Shih static void rtw89_mac_port_cfg_rx_sw(struct rtw89_dev *rtwdev, 2992e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif) 2993e3ec7017SPing-Ke Shih { 2994e3ec7017SPing-Ke Shih const struct rtw89_port_reg *p = &rtw_port_base; 2995e3ec7017SPing-Ke Shih bool en = rtwvif->net_type == RTW89_NET_TYPE_INFRA || 2996e3ec7017SPing-Ke Shih rtwvif->net_type == RTW89_NET_TYPE_AD_HOC; 2997e3ec7017SPing-Ke Shih u32 bit = B_AX_RX_BSSID_FIT_EN; 2998e3ec7017SPing-Ke Shih 2999e3ec7017SPing-Ke Shih if (en) 3000e3ec7017SPing-Ke Shih rtw89_write32_port_set(rtwdev, rtwvif, p->port_cfg, bit); 3001e3ec7017SPing-Ke Shih else 3002e3ec7017SPing-Ke Shih rtw89_write32_port_clr(rtwdev, rtwvif, p->port_cfg, bit); 3003e3ec7017SPing-Ke Shih } 3004e3ec7017SPing-Ke Shih 3005e3ec7017SPing-Ke Shih static void rtw89_mac_port_cfg_rx_sync(struct rtw89_dev *rtwdev, 3006e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif) 3007e3ec7017SPing-Ke Shih { 3008e3ec7017SPing-Ke Shih const struct rtw89_port_reg *p = &rtw_port_base; 3009e3ec7017SPing-Ke Shih bool en = rtwvif->net_type == RTW89_NET_TYPE_INFRA || 3010e3ec7017SPing-Ke Shih rtwvif->net_type == RTW89_NET_TYPE_AD_HOC; 3011e3ec7017SPing-Ke Shih 3012e3ec7017SPing-Ke Shih if (en) 3013e3ec7017SPing-Ke Shih rtw89_write32_port_set(rtwdev, rtwvif, p->port_cfg, B_AX_TSF_UDT_EN); 3014e3ec7017SPing-Ke Shih else 3015e3ec7017SPing-Ke Shih rtw89_write32_port_clr(rtwdev, rtwvif, p->port_cfg, B_AX_TSF_UDT_EN); 3016e3ec7017SPing-Ke Shih } 3017e3ec7017SPing-Ke Shih 3018e3ec7017SPing-Ke Shih static void rtw89_mac_port_cfg_tx_sw(struct rtw89_dev *rtwdev, 3019e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif) 3020e3ec7017SPing-Ke Shih { 3021e3ec7017SPing-Ke Shih const struct rtw89_port_reg *p = &rtw_port_base; 3022e3ec7017SPing-Ke Shih bool en = rtwvif->net_type == RTW89_NET_TYPE_AP_MODE || 3023e3ec7017SPing-Ke Shih rtwvif->net_type == RTW89_NET_TYPE_AD_HOC; 3024e3ec7017SPing-Ke Shih 3025e3ec7017SPing-Ke Shih if (en) 3026e3ec7017SPing-Ke Shih rtw89_write32_port_set(rtwdev, rtwvif, p->port_cfg, B_AX_BCNTX_EN); 3027e3ec7017SPing-Ke Shih else 3028e3ec7017SPing-Ke Shih rtw89_write32_port_clr(rtwdev, rtwvif, p->port_cfg, B_AX_BCNTX_EN); 3029e3ec7017SPing-Ke Shih } 3030e3ec7017SPing-Ke Shih 3031e3ec7017SPing-Ke Shih static void rtw89_mac_port_cfg_bcn_intv(struct rtw89_dev *rtwdev, 3032e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif) 3033e3ec7017SPing-Ke Shih { 3034e3ec7017SPing-Ke Shih struct ieee80211_vif *vif = rtwvif_to_vif(rtwvif); 3035e3ec7017SPing-Ke Shih const struct rtw89_port_reg *p = &rtw_port_base; 3036e3ec7017SPing-Ke Shih u16 bcn_int = vif->bss_conf.beacon_int ? vif->bss_conf.beacon_int : BCN_INTERVAL; 3037e3ec7017SPing-Ke Shih 3038e3ec7017SPing-Ke Shih rtw89_write32_port_mask(rtwdev, rtwvif, p->bcn_space, B_AX_BCN_SPACE_MASK, 3039e3ec7017SPing-Ke Shih bcn_int); 3040e3ec7017SPing-Ke Shih } 3041e3ec7017SPing-Ke Shih 3042283c3d88SPing-Ke Shih static void rtw89_mac_port_cfg_hiq_win(struct rtw89_dev *rtwdev, 3043283c3d88SPing-Ke Shih struct rtw89_vif *rtwvif) 3044283c3d88SPing-Ke Shih { 3045283c3d88SPing-Ke Shih static const u32 hiq_win_addr[RTW89_PORT_NUM] = { 3046283c3d88SPing-Ke Shih R_AX_P0MB_HGQ_WINDOW_CFG_0, R_AX_PORT_HGQ_WINDOW_CFG, 3047283c3d88SPing-Ke Shih R_AX_PORT_HGQ_WINDOW_CFG + 1, R_AX_PORT_HGQ_WINDOW_CFG + 2, 3048283c3d88SPing-Ke Shih R_AX_PORT_HGQ_WINDOW_CFG + 3, 3049283c3d88SPing-Ke Shih }; 3050283c3d88SPing-Ke Shih u8 win = rtwvif->net_type == RTW89_NET_TYPE_AP_MODE ? 16 : 0; 3051283c3d88SPing-Ke Shih u8 port = rtwvif->port; 3052283c3d88SPing-Ke Shih u32 reg; 3053283c3d88SPing-Ke Shih 3054283c3d88SPing-Ke Shih reg = rtw89_mac_reg_by_idx(hiq_win_addr[port], rtwvif->mac_idx); 3055283c3d88SPing-Ke Shih rtw89_write8(rtwdev, reg, win); 3056283c3d88SPing-Ke Shih } 3057283c3d88SPing-Ke Shih 3058283c3d88SPing-Ke Shih static void rtw89_mac_port_cfg_hiq_dtim(struct rtw89_dev *rtwdev, 3059283c3d88SPing-Ke Shih struct rtw89_vif *rtwvif) 3060283c3d88SPing-Ke Shih { 3061283c3d88SPing-Ke Shih struct ieee80211_vif *vif = rtwvif_to_vif(rtwvif); 3062283c3d88SPing-Ke Shih const struct rtw89_port_reg *p = &rtw_port_base; 3063283c3d88SPing-Ke Shih u32 addr; 3064283c3d88SPing-Ke Shih 3065283c3d88SPing-Ke Shih addr = rtw89_mac_reg_by_idx(R_AX_MD_TSFT_STMP_CTL, rtwvif->mac_idx); 3066283c3d88SPing-Ke Shih rtw89_write8_set(rtwdev, addr, B_AX_UPD_HGQMD | B_AX_UPD_TIMIE); 3067283c3d88SPing-Ke Shih 3068283c3d88SPing-Ke Shih rtw89_write16_port_mask(rtwdev, rtwvif, p->dtim_ctrl, B_AX_DTIM_NUM_MASK, 3069283c3d88SPing-Ke Shih vif->bss_conf.dtim_period); 3070283c3d88SPing-Ke Shih } 3071283c3d88SPing-Ke Shih 3072e3ec7017SPing-Ke Shih static void rtw89_mac_port_cfg_bcn_setup_time(struct rtw89_dev *rtwdev, 3073e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif) 3074e3ec7017SPing-Ke Shih { 3075e3ec7017SPing-Ke Shih const struct rtw89_port_reg *p = &rtw_port_base; 3076e3ec7017SPing-Ke Shih 3077e3ec7017SPing-Ke Shih rtw89_write32_port_mask(rtwdev, rtwvif, p->tbtt_prohib, 3078e3ec7017SPing-Ke Shih B_AX_TBTT_SETUP_MASK, BCN_SETUP_DEF); 3079e3ec7017SPing-Ke Shih } 3080e3ec7017SPing-Ke Shih 3081e3ec7017SPing-Ke Shih static void rtw89_mac_port_cfg_bcn_hold_time(struct rtw89_dev *rtwdev, 3082e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif) 3083e3ec7017SPing-Ke Shih { 3084e3ec7017SPing-Ke Shih const struct rtw89_port_reg *p = &rtw_port_base; 3085e3ec7017SPing-Ke Shih 3086e3ec7017SPing-Ke Shih rtw89_write32_port_mask(rtwdev, rtwvif, p->tbtt_prohib, 3087e3ec7017SPing-Ke Shih B_AX_TBTT_HOLD_MASK, BCN_HOLD_DEF); 3088e3ec7017SPing-Ke Shih } 3089e3ec7017SPing-Ke Shih 3090e3ec7017SPing-Ke Shih static void rtw89_mac_port_cfg_bcn_mask_area(struct rtw89_dev *rtwdev, 3091e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif) 3092e3ec7017SPing-Ke Shih { 3093e3ec7017SPing-Ke Shih const struct rtw89_port_reg *p = &rtw_port_base; 3094e3ec7017SPing-Ke Shih 3095e3ec7017SPing-Ke Shih rtw89_write32_port_mask(rtwdev, rtwvif, p->bcn_area, 3096e3ec7017SPing-Ke Shih B_AX_BCN_MSK_AREA_MASK, BCN_MASK_DEF); 3097e3ec7017SPing-Ke Shih } 3098e3ec7017SPing-Ke Shih 3099e3ec7017SPing-Ke Shih static void rtw89_mac_port_cfg_tbtt_early(struct rtw89_dev *rtwdev, 3100e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif) 3101e3ec7017SPing-Ke Shih { 3102e3ec7017SPing-Ke Shih const struct rtw89_port_reg *p = &rtw_port_base; 3103e3ec7017SPing-Ke Shih 3104e3ec7017SPing-Ke Shih rtw89_write16_port_mask(rtwdev, rtwvif, p->tbtt_early, 3105e3ec7017SPing-Ke Shih B_AX_TBTTERLY_MASK, TBTT_ERLY_DEF); 3106e3ec7017SPing-Ke Shih } 3107e3ec7017SPing-Ke Shih 3108e3ec7017SPing-Ke Shih static void rtw89_mac_port_cfg_bss_color(struct rtw89_dev *rtwdev, 3109e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif) 3110e3ec7017SPing-Ke Shih { 3111e3ec7017SPing-Ke Shih struct ieee80211_vif *vif = rtwvif_to_vif(rtwvif); 3112e3ec7017SPing-Ke Shih static const u32 masks[RTW89_PORT_NUM] = { 3113e3ec7017SPing-Ke Shih B_AX_BSS_COLOB_AX_PORT_0_MASK, B_AX_BSS_COLOB_AX_PORT_1_MASK, 3114e3ec7017SPing-Ke Shih B_AX_BSS_COLOB_AX_PORT_2_MASK, B_AX_BSS_COLOB_AX_PORT_3_MASK, 3115e3ec7017SPing-Ke Shih B_AX_BSS_COLOB_AX_PORT_4_MASK, 3116e3ec7017SPing-Ke Shih }; 3117e3ec7017SPing-Ke Shih u8 port = rtwvif->port; 3118e3ec7017SPing-Ke Shih u32 reg_base; 3119e3ec7017SPing-Ke Shih u32 reg; 3120e3ec7017SPing-Ke Shih u8 bss_color; 3121e3ec7017SPing-Ke Shih 3122e3ec7017SPing-Ke Shih bss_color = vif->bss_conf.he_bss_color.color; 3123e3ec7017SPing-Ke Shih reg_base = port >= 4 ? R_AX_PTCL_BSS_COLOR_1 : R_AX_PTCL_BSS_COLOR_0; 3124e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(reg_base, rtwvif->mac_idx); 3125e3ec7017SPing-Ke Shih rtw89_write32_mask(rtwdev, reg, masks[port], bss_color); 3126e3ec7017SPing-Ke Shih } 3127e3ec7017SPing-Ke Shih 3128e3ec7017SPing-Ke Shih static void rtw89_mac_port_cfg_mbssid(struct rtw89_dev *rtwdev, 3129e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif) 3130e3ec7017SPing-Ke Shih { 3131e3ec7017SPing-Ke Shih u8 port = rtwvif->port; 3132e3ec7017SPing-Ke Shih u32 reg; 3133e3ec7017SPing-Ke Shih 3134e3ec7017SPing-Ke Shih if (rtwvif->net_type == RTW89_NET_TYPE_AP_MODE) 3135e3ec7017SPing-Ke Shih return; 3136e3ec7017SPing-Ke Shih 3137e3ec7017SPing-Ke Shih if (port == 0) { 3138e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_MBSSID_CTRL, rtwvif->mac_idx); 3139e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, reg, B_AX_P0MB_ALL_MASK); 3140e3ec7017SPing-Ke Shih } 3141e3ec7017SPing-Ke Shih } 3142e3ec7017SPing-Ke Shih 3143e3ec7017SPing-Ke Shih static void rtw89_mac_port_cfg_hiq_drop(struct rtw89_dev *rtwdev, 3144e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif) 3145e3ec7017SPing-Ke Shih { 3146e3ec7017SPing-Ke Shih u8 port = rtwvif->port; 3147e3ec7017SPing-Ke Shih u32 reg; 3148e3ec7017SPing-Ke Shih u32 val; 3149e3ec7017SPing-Ke Shih 3150e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_MBSSID_DROP_0, rtwvif->mac_idx); 3151e3ec7017SPing-Ke Shih val = rtw89_read32(rtwdev, reg); 3152e3ec7017SPing-Ke Shih val &= ~FIELD_PREP(B_AX_PORT_DROP_4_0_MASK, BIT(port)); 3153e3ec7017SPing-Ke Shih if (port == 0) 3154e3ec7017SPing-Ke Shih val &= ~BIT(0); 3155e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, reg, val); 3156e3ec7017SPing-Ke Shih } 3157e3ec7017SPing-Ke Shih 3158e3ec7017SPing-Ke Shih static void rtw89_mac_port_cfg_func_en(struct rtw89_dev *rtwdev, 3159e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif) 3160e3ec7017SPing-Ke Shih { 3161e3ec7017SPing-Ke Shih const struct rtw89_port_reg *p = &rtw_port_base; 3162e3ec7017SPing-Ke Shih 3163e3ec7017SPing-Ke Shih rtw89_write32_port_set(rtwdev, rtwvif, p->port_cfg, B_AX_PORT_FUNC_EN); 3164e3ec7017SPing-Ke Shih } 3165e3ec7017SPing-Ke Shih 3166e3ec7017SPing-Ke Shih static void rtw89_mac_port_cfg_bcn_early(struct rtw89_dev *rtwdev, 3167e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif) 3168e3ec7017SPing-Ke Shih { 3169e3ec7017SPing-Ke Shih const struct rtw89_port_reg *p = &rtw_port_base; 3170e3ec7017SPing-Ke Shih 3171e3ec7017SPing-Ke Shih rtw89_write32_port_mask(rtwdev, rtwvif, p->bcn_early, B_AX_BCNERLY_MASK, 3172e3ec7017SPing-Ke Shih BCN_ERLY_DEF); 3173e3ec7017SPing-Ke Shih } 3174e3ec7017SPing-Ke Shih 3175e3ec7017SPing-Ke Shih int rtw89_mac_vif_init(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif) 3176e3ec7017SPing-Ke Shih { 3177e3ec7017SPing-Ke Shih int ret; 3178e3ec7017SPing-Ke Shih 3179e3ec7017SPing-Ke Shih ret = rtw89_mac_port_update(rtwdev, rtwvif); 3180e3ec7017SPing-Ke Shih if (ret) 3181e3ec7017SPing-Ke Shih return ret; 3182e3ec7017SPing-Ke Shih 3183e3ec7017SPing-Ke Shih rtw89_mac_dmac_tbl_init(rtwdev, rtwvif->mac_id); 3184e3ec7017SPing-Ke Shih rtw89_mac_cmac_tbl_init(rtwdev, rtwvif->mac_id); 3185e3ec7017SPing-Ke Shih 31861b73e77dSPing-Ke Shih ret = rtw89_mac_set_macid_pause(rtwdev, rtwvif->mac_id, false); 3187e3ec7017SPing-Ke Shih if (ret) 3188e3ec7017SPing-Ke Shih return ret; 3189e3ec7017SPing-Ke Shih 3190ff66964aSPing-Ke Shih ret = rtw89_fw_h2c_role_maintain(rtwdev, rtwvif, NULL, RTW89_ROLE_CREATE); 3191e3ec7017SPing-Ke Shih if (ret) 3192e3ec7017SPing-Ke Shih return ret; 3193e3ec7017SPing-Ke Shih 3194e3ec7017SPing-Ke Shih ret = rtw89_cam_init(rtwdev, rtwvif); 3195e3ec7017SPing-Ke Shih if (ret) 3196e3ec7017SPing-Ke Shih return ret; 3197e3ec7017SPing-Ke Shih 319840822e07SPing-Ke Shih ret = rtw89_fw_h2c_cam(rtwdev, rtwvif, NULL, NULL); 3199e3ec7017SPing-Ke Shih if (ret) 3200e3ec7017SPing-Ke Shih return ret; 3201e3ec7017SPing-Ke Shih 3202742c470bSPing-Ke Shih ret = rtw89_fw_h2c_default_cmac_tbl(rtwdev, rtwvif); 3203e3ec7017SPing-Ke Shih if (ret) 3204e3ec7017SPing-Ke Shih return ret; 3205e3ec7017SPing-Ke Shih 3206e3ec7017SPing-Ke Shih return 0; 3207e3ec7017SPing-Ke Shih } 3208e3ec7017SPing-Ke Shih 3209e3ec7017SPing-Ke Shih int rtw89_mac_vif_deinit(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif) 3210e3ec7017SPing-Ke Shih { 3211e3ec7017SPing-Ke Shih int ret; 3212e3ec7017SPing-Ke Shih 3213ff66964aSPing-Ke Shih ret = rtw89_fw_h2c_role_maintain(rtwdev, rtwvif, NULL, RTW89_ROLE_REMOVE); 3214e3ec7017SPing-Ke Shih if (ret) 3215e3ec7017SPing-Ke Shih return ret; 3216e3ec7017SPing-Ke Shih 3217e3ec7017SPing-Ke Shih rtw89_cam_deinit(rtwdev, rtwvif); 3218e3ec7017SPing-Ke Shih 321940822e07SPing-Ke Shih ret = rtw89_fw_h2c_cam(rtwdev, rtwvif, NULL, NULL); 3220e3ec7017SPing-Ke Shih if (ret) 3221e3ec7017SPing-Ke Shih return ret; 3222e3ec7017SPing-Ke Shih 3223e3ec7017SPing-Ke Shih return 0; 3224e3ec7017SPing-Ke Shih } 3225e3ec7017SPing-Ke Shih 3226e3ec7017SPing-Ke Shih int rtw89_mac_port_update(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif) 3227e3ec7017SPing-Ke Shih { 3228e3ec7017SPing-Ke Shih u8 port = rtwvif->port; 3229e3ec7017SPing-Ke Shih 3230e3ec7017SPing-Ke Shih if (port >= RTW89_PORT_NUM) 3231e3ec7017SPing-Ke Shih return -EINVAL; 3232e3ec7017SPing-Ke Shih 3233e3ec7017SPing-Ke Shih rtw89_mac_port_cfg_func_sw(rtwdev, rtwvif); 3234e3ec7017SPing-Ke Shih rtw89_mac_port_cfg_tx_rpt(rtwdev, rtwvif, false); 3235e3ec7017SPing-Ke Shih rtw89_mac_port_cfg_rx_rpt(rtwdev, rtwvif, false); 3236e3ec7017SPing-Ke Shih rtw89_mac_port_cfg_net_type(rtwdev, rtwvif); 3237e3ec7017SPing-Ke Shih rtw89_mac_port_cfg_bcn_prct(rtwdev, rtwvif); 3238e3ec7017SPing-Ke Shih rtw89_mac_port_cfg_rx_sw(rtwdev, rtwvif); 3239e3ec7017SPing-Ke Shih rtw89_mac_port_cfg_rx_sync(rtwdev, rtwvif); 3240e3ec7017SPing-Ke Shih rtw89_mac_port_cfg_tx_sw(rtwdev, rtwvif); 3241e3ec7017SPing-Ke Shih rtw89_mac_port_cfg_bcn_intv(rtwdev, rtwvif); 3242283c3d88SPing-Ke Shih rtw89_mac_port_cfg_hiq_win(rtwdev, rtwvif); 3243283c3d88SPing-Ke Shih rtw89_mac_port_cfg_hiq_dtim(rtwdev, rtwvif); 3244283c3d88SPing-Ke Shih rtw89_mac_port_cfg_hiq_drop(rtwdev, rtwvif); 3245e3ec7017SPing-Ke Shih rtw89_mac_port_cfg_bcn_setup_time(rtwdev, rtwvif); 3246e3ec7017SPing-Ke Shih rtw89_mac_port_cfg_bcn_hold_time(rtwdev, rtwvif); 3247e3ec7017SPing-Ke Shih rtw89_mac_port_cfg_bcn_mask_area(rtwdev, rtwvif); 3248e3ec7017SPing-Ke Shih rtw89_mac_port_cfg_tbtt_early(rtwdev, rtwvif); 3249e3ec7017SPing-Ke Shih rtw89_mac_port_cfg_bss_color(rtwdev, rtwvif); 3250e3ec7017SPing-Ke Shih rtw89_mac_port_cfg_mbssid(rtwdev, rtwvif); 3251e3ec7017SPing-Ke Shih rtw89_mac_port_cfg_func_en(rtwdev, rtwvif); 3252e3ec7017SPing-Ke Shih fsleep(BCN_ERLY_SET_DLY); 3253e3ec7017SPing-Ke Shih rtw89_mac_port_cfg_bcn_early(rtwdev, rtwvif); 3254e3ec7017SPing-Ke Shih 3255e3ec7017SPing-Ke Shih return 0; 3256e3ec7017SPing-Ke Shih } 3257e3ec7017SPing-Ke Shih 3258e3ec7017SPing-Ke Shih int rtw89_mac_add_vif(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif) 3259e3ec7017SPing-Ke Shih { 3260e3ec7017SPing-Ke Shih int ret; 3261e3ec7017SPing-Ke Shih 3262e3ec7017SPing-Ke Shih rtwvif->mac_id = rtw89_core_acquire_bit_map(rtwdev->mac_id_map, 3263e3ec7017SPing-Ke Shih RTW89_MAX_MAC_ID_NUM); 3264e3ec7017SPing-Ke Shih if (rtwvif->mac_id == RTW89_MAX_MAC_ID_NUM) 3265e3ec7017SPing-Ke Shih return -ENOSPC; 3266e3ec7017SPing-Ke Shih 3267e3ec7017SPing-Ke Shih ret = rtw89_mac_vif_init(rtwdev, rtwvif); 3268e3ec7017SPing-Ke Shih if (ret) 3269e3ec7017SPing-Ke Shih goto release_mac_id; 3270e3ec7017SPing-Ke Shih 3271e3ec7017SPing-Ke Shih return 0; 3272e3ec7017SPing-Ke Shih 3273e3ec7017SPing-Ke Shih release_mac_id: 3274e3ec7017SPing-Ke Shih rtw89_core_release_bit_map(rtwdev->mac_id_map, rtwvif->mac_id); 3275e3ec7017SPing-Ke Shih 3276e3ec7017SPing-Ke Shih return ret; 3277e3ec7017SPing-Ke Shih } 3278e3ec7017SPing-Ke Shih 3279e3ec7017SPing-Ke Shih int rtw89_mac_remove_vif(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif) 3280e3ec7017SPing-Ke Shih { 3281e3ec7017SPing-Ke Shih int ret; 3282e3ec7017SPing-Ke Shih 3283e3ec7017SPing-Ke Shih ret = rtw89_mac_vif_deinit(rtwdev, rtwvif); 3284e3ec7017SPing-Ke Shih rtw89_core_release_bit_map(rtwdev->mac_id_map, rtwvif->mac_id); 3285e3ec7017SPing-Ke Shih 3286e3ec7017SPing-Ke Shih return ret; 3287e3ec7017SPing-Ke Shih } 3288e3ec7017SPing-Ke Shih 3289e3ec7017SPing-Ke Shih static void 3290e3ec7017SPing-Ke Shih rtw89_mac_c2h_macid_pause(struct rtw89_dev *rtwdev, struct sk_buff *c2h, u32 len) 3291e3ec7017SPing-Ke Shih { 3292e3ec7017SPing-Ke Shih } 3293e3ec7017SPing-Ke Shih 329489590777SPo Hao Huang static bool rtw89_is_op_chan(struct rtw89_dev *rtwdev, u8 band, u8 channel) 329589590777SPo Hao Huang { 329689590777SPo Hao Huang struct rtw89_hw_scan_info *scan_info = &rtwdev->scan_info; 329789590777SPo Hao Huang 329889590777SPo Hao Huang return band == scan_info->op_band && channel == scan_info->op_pri_ch; 329989590777SPo Hao Huang } 330089590777SPo Hao Huang 330189590777SPo Hao Huang static void 330289590777SPo Hao Huang rtw89_mac_c2h_scanofld_rsp(struct rtw89_dev *rtwdev, struct sk_buff *c2h, 330389590777SPo Hao Huang u32 len) 330489590777SPo Hao Huang { 330589590777SPo Hao Huang struct ieee80211_vif *vif = rtwdev->scan_info.scanning_vif; 330689590777SPo Hao Huang struct rtw89_hal *hal = &rtwdev->hal; 330789590777SPo Hao Huang u8 reason, status, tx_fail, band; 330889590777SPo Hao Huang u16 chan; 330989590777SPo Hao Huang 331089590777SPo Hao Huang tx_fail = RTW89_GET_MAC_C2H_SCANOFLD_TX_FAIL(c2h->data); 331189590777SPo Hao Huang status = RTW89_GET_MAC_C2H_SCANOFLD_STATUS(c2h->data); 331289590777SPo Hao Huang chan = RTW89_GET_MAC_C2H_SCANOFLD_PRI_CH(c2h->data); 331389590777SPo Hao Huang reason = RTW89_GET_MAC_C2H_SCANOFLD_RSP(c2h->data); 331489590777SPo Hao Huang band = RTW89_GET_MAC_C2H_SCANOFLD_BAND(c2h->data); 331589590777SPo Hao Huang 331689590777SPo Hao Huang if (!(rtwdev->chip->support_bands & BIT(NL80211_BAND_6GHZ))) 331789590777SPo Hao Huang band = chan > 14 ? RTW89_BAND_5G : RTW89_BAND_2G; 331889590777SPo Hao Huang 331989590777SPo Hao Huang rtw89_debug(rtwdev, RTW89_DBG_HW_SCAN, 332089590777SPo Hao Huang "band: %d, chan: %d, reason: %d, status: %d, tx_fail: %d\n", 332189590777SPo Hao Huang band, chan, reason, status, tx_fail); 332289590777SPo Hao Huang 332389590777SPo Hao Huang switch (reason) { 332489590777SPo Hao Huang case RTW89_SCAN_LEAVE_CH_NOTIFY: 332589590777SPo Hao Huang if (rtw89_is_op_chan(rtwdev, band, chan)) 332689590777SPo Hao Huang ieee80211_stop_queues(rtwdev->hw); 332789590777SPo Hao Huang return; 332889590777SPo Hao Huang case RTW89_SCAN_END_SCAN_NOTIFY: 332989590777SPo Hao Huang rtw89_hw_scan_complete(rtwdev, vif, false); 333089590777SPo Hao Huang break; 333189590777SPo Hao Huang case RTW89_SCAN_ENTER_CH_NOTIFY: 333289590777SPo Hao Huang if (rtw89_is_op_chan(rtwdev, band, chan)) 333389590777SPo Hao Huang ieee80211_wake_queues(rtwdev->hw); 333489590777SPo Hao Huang break; 333589590777SPo Hao Huang default: 333689590777SPo Hao Huang return; 333789590777SPo Hao Huang } 333889590777SPo Hao Huang 333989590777SPo Hao Huang hal->prev_band_type = hal->current_band_type; 334089590777SPo Hao Huang hal->prev_primary_channel = hal->current_channel; 334189590777SPo Hao Huang hal->current_channel = chan; 334289590777SPo Hao Huang hal->current_band_type = band; 334389590777SPo Hao Huang } 334489590777SPo Hao Huang 3345e3ec7017SPing-Ke Shih static void 3346e3ec7017SPing-Ke Shih rtw89_mac_c2h_rec_ack(struct rtw89_dev *rtwdev, struct sk_buff *c2h, u32 len) 3347e3ec7017SPing-Ke Shih { 3348e3ec7017SPing-Ke Shih rtw89_debug(rtwdev, RTW89_DBG_FW, 3349e3ec7017SPing-Ke Shih "C2H rev ack recv, cat: %d, class: %d, func: %d, seq : %d\n", 3350e3ec7017SPing-Ke Shih RTW89_GET_MAC_C2H_REV_ACK_CAT(c2h->data), 3351e3ec7017SPing-Ke Shih RTW89_GET_MAC_C2H_REV_ACK_CLASS(c2h->data), 3352e3ec7017SPing-Ke Shih RTW89_GET_MAC_C2H_REV_ACK_FUNC(c2h->data), 3353e3ec7017SPing-Ke Shih RTW89_GET_MAC_C2H_REV_ACK_H2C_SEQ(c2h->data)); 3354e3ec7017SPing-Ke Shih } 3355e3ec7017SPing-Ke Shih 3356e3ec7017SPing-Ke Shih static void 3357e3ec7017SPing-Ke Shih rtw89_mac_c2h_done_ack(struct rtw89_dev *rtwdev, struct sk_buff *c2h, u32 len) 3358e3ec7017SPing-Ke Shih { 3359e3ec7017SPing-Ke Shih rtw89_debug(rtwdev, RTW89_DBG_FW, 3360e3ec7017SPing-Ke Shih "C2H done ack recv, cat: %d, class: %d, func: %d, ret: %d, seq : %d\n", 3361e3ec7017SPing-Ke Shih RTW89_GET_MAC_C2H_DONE_ACK_CAT(c2h->data), 3362e3ec7017SPing-Ke Shih RTW89_GET_MAC_C2H_DONE_ACK_CLASS(c2h->data), 3363e3ec7017SPing-Ke Shih RTW89_GET_MAC_C2H_DONE_ACK_FUNC(c2h->data), 3364e3ec7017SPing-Ke Shih RTW89_GET_MAC_C2H_DONE_ACK_H2C_RETURN(c2h->data), 3365e3ec7017SPing-Ke Shih RTW89_GET_MAC_C2H_DONE_ACK_H2C_SEQ(c2h->data)); 3366e3ec7017SPing-Ke Shih } 3367e3ec7017SPing-Ke Shih 3368e3ec7017SPing-Ke Shih static void 3369e3ec7017SPing-Ke Shih rtw89_mac_c2h_log(struct rtw89_dev *rtwdev, struct sk_buff *c2h, u32 len) 3370e3ec7017SPing-Ke Shih { 3371e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "%*s", RTW89_GET_C2H_LOG_LEN(len), 3372e3ec7017SPing-Ke Shih RTW89_GET_C2H_LOG_SRT_PRT(c2h->data)); 3373e3ec7017SPing-Ke Shih } 3374e3ec7017SPing-Ke Shih 3375fccca934SPing-Ke Shih static void 3376fccca934SPing-Ke Shih rtw89_mac_c2h_bcn_cnt(struct rtw89_dev *rtwdev, struct sk_buff *c2h, u32 len) 3377fccca934SPing-Ke Shih { 3378fccca934SPing-Ke Shih } 3379fccca934SPing-Ke Shih 3380e3ec7017SPing-Ke Shih static 3381e3ec7017SPing-Ke Shih void (* const rtw89_mac_c2h_ofld_handler[])(struct rtw89_dev *rtwdev, 3382e3ec7017SPing-Ke Shih struct sk_buff *c2h, u32 len) = { 3383e3ec7017SPing-Ke Shih [RTW89_MAC_C2H_FUNC_EFUSE_DUMP] = NULL, 3384e3ec7017SPing-Ke Shih [RTW89_MAC_C2H_FUNC_READ_RSP] = NULL, 3385e3ec7017SPing-Ke Shih [RTW89_MAC_C2H_FUNC_PKT_OFLD_RSP] = NULL, 3386e3ec7017SPing-Ke Shih [RTW89_MAC_C2H_FUNC_BCN_RESEND] = NULL, 3387e3ec7017SPing-Ke Shih [RTW89_MAC_C2H_FUNC_MACID_PAUSE] = rtw89_mac_c2h_macid_pause, 338889590777SPo Hao Huang [RTW89_MAC_C2H_FUNC_SCANOFLD_RSP] = rtw89_mac_c2h_scanofld_rsp, 3389e3ec7017SPing-Ke Shih }; 3390e3ec7017SPing-Ke Shih 3391e3ec7017SPing-Ke Shih static 3392e3ec7017SPing-Ke Shih void (* const rtw89_mac_c2h_info_handler[])(struct rtw89_dev *rtwdev, 3393e3ec7017SPing-Ke Shih struct sk_buff *c2h, u32 len) = { 3394e3ec7017SPing-Ke Shih [RTW89_MAC_C2H_FUNC_REC_ACK] = rtw89_mac_c2h_rec_ack, 3395e3ec7017SPing-Ke Shih [RTW89_MAC_C2H_FUNC_DONE_ACK] = rtw89_mac_c2h_done_ack, 3396e3ec7017SPing-Ke Shih [RTW89_MAC_C2H_FUNC_C2H_LOG] = rtw89_mac_c2h_log, 3397fccca934SPing-Ke Shih [RTW89_MAC_C2H_FUNC_BCN_CNT] = rtw89_mac_c2h_bcn_cnt, 3398e3ec7017SPing-Ke Shih }; 3399e3ec7017SPing-Ke Shih 3400e3ec7017SPing-Ke Shih void rtw89_mac_c2h_handle(struct rtw89_dev *rtwdev, struct sk_buff *skb, 3401e3ec7017SPing-Ke Shih u32 len, u8 class, u8 func) 3402e3ec7017SPing-Ke Shih { 3403e3ec7017SPing-Ke Shih void (*handler)(struct rtw89_dev *rtwdev, 3404e3ec7017SPing-Ke Shih struct sk_buff *c2h, u32 len) = NULL; 3405e3ec7017SPing-Ke Shih 3406e3ec7017SPing-Ke Shih switch (class) { 3407e3ec7017SPing-Ke Shih case RTW89_MAC_C2H_CLASS_INFO: 3408e3ec7017SPing-Ke Shih if (func < RTW89_MAC_C2H_FUNC_INFO_MAX) 3409e3ec7017SPing-Ke Shih handler = rtw89_mac_c2h_info_handler[func]; 3410e3ec7017SPing-Ke Shih break; 3411e3ec7017SPing-Ke Shih case RTW89_MAC_C2H_CLASS_OFLD: 3412e3ec7017SPing-Ke Shih if (func < RTW89_MAC_C2H_FUNC_OFLD_MAX) 3413e3ec7017SPing-Ke Shih handler = rtw89_mac_c2h_ofld_handler[func]; 3414e3ec7017SPing-Ke Shih break; 3415e3ec7017SPing-Ke Shih case RTW89_MAC_C2H_CLASS_FWDBG: 3416e3ec7017SPing-Ke Shih return; 3417e3ec7017SPing-Ke Shih default: 3418e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "c2h class %d not support\n", class); 3419e3ec7017SPing-Ke Shih return; 3420e3ec7017SPing-Ke Shih } 3421e3ec7017SPing-Ke Shih if (!handler) { 3422e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "c2h class %d func %d not support\n", class, 3423e3ec7017SPing-Ke Shih func); 3424e3ec7017SPing-Ke Shih return; 3425e3ec7017SPing-Ke Shih } 3426e3ec7017SPing-Ke Shih handler(rtwdev, skb, len); 3427e3ec7017SPing-Ke Shih } 3428e3ec7017SPing-Ke Shih 3429e3ec7017SPing-Ke Shih bool rtw89_mac_get_txpwr_cr(struct rtw89_dev *rtwdev, 3430e3ec7017SPing-Ke Shih enum rtw89_phy_idx phy_idx, 3431e3ec7017SPing-Ke Shih u32 reg_base, u32 *cr) 3432e3ec7017SPing-Ke Shih { 3433e3ec7017SPing-Ke Shih const struct rtw89_dle_mem *dle_mem = rtwdev->chip->dle_mem; 3434e3ec7017SPing-Ke Shih enum rtw89_qta_mode mode = dle_mem->mode; 3435e3ec7017SPing-Ke Shih u32 addr = rtw89_mac_reg_by_idx(reg_base, phy_idx); 3436e3ec7017SPing-Ke Shih 3437e3ec7017SPing-Ke Shih if (addr < R_AX_PWR_RATE_CTRL || addr > CMAC1_END_ADDR) { 3438e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[TXPWR] addr=0x%x exceed txpwr cr\n", 3439e3ec7017SPing-Ke Shih addr); 3440e3ec7017SPing-Ke Shih goto error; 3441e3ec7017SPing-Ke Shih } 3442e3ec7017SPing-Ke Shih 3443e3ec7017SPing-Ke Shih if (addr >= CMAC1_START_ADDR && addr <= CMAC1_END_ADDR) 3444e3ec7017SPing-Ke Shih if (mode == RTW89_QTA_SCC) { 3445e3ec7017SPing-Ke Shih rtw89_err(rtwdev, 3446e3ec7017SPing-Ke Shih "[TXPWR] addr=0x%x but hw not enable\n", 3447e3ec7017SPing-Ke Shih addr); 3448e3ec7017SPing-Ke Shih goto error; 3449e3ec7017SPing-Ke Shih } 3450e3ec7017SPing-Ke Shih 3451e3ec7017SPing-Ke Shih *cr = addr; 3452e3ec7017SPing-Ke Shih return true; 3453e3ec7017SPing-Ke Shih 3454e3ec7017SPing-Ke Shih error: 3455e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "[TXPWR] check txpwr cr 0x%x(phy%d) fail\n", 3456e3ec7017SPing-Ke Shih addr, phy_idx); 3457e3ec7017SPing-Ke Shih 3458e3ec7017SPing-Ke Shih return false; 3459e3ec7017SPing-Ke Shih } 3460861e58c8SZong-Zhe Yang EXPORT_SYMBOL(rtw89_mac_get_txpwr_cr); 3461e3ec7017SPing-Ke Shih 3462e3ec7017SPing-Ke Shih int rtw89_mac_cfg_ppdu_status(struct rtw89_dev *rtwdev, u8 mac_idx, bool enable) 3463e3ec7017SPing-Ke Shih { 3464e3ec7017SPing-Ke Shih u32 reg = rtw89_mac_reg_by_idx(R_AX_PPDU_STAT, mac_idx); 3465e3ec7017SPing-Ke Shih int ret = 0; 3466e3ec7017SPing-Ke Shih 3467e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, mac_idx, RTW89_CMAC_SEL); 3468e3ec7017SPing-Ke Shih if (ret) 3469e3ec7017SPing-Ke Shih return ret; 3470e3ec7017SPing-Ke Shih 3471e3ec7017SPing-Ke Shih if (!enable) { 3472e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, reg, B_AX_PPDU_STAT_RPT_EN); 3473e3ec7017SPing-Ke Shih return ret; 3474e3ec7017SPing-Ke Shih } 3475e3ec7017SPing-Ke Shih 3476e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, reg, B_AX_PPDU_STAT_RPT_EN | 3477e3ec7017SPing-Ke Shih B_AX_APP_MAC_INFO_RPT | 3478e3ec7017SPing-Ke Shih B_AX_APP_RX_CNT_RPT | B_AX_APP_PLCP_HDR_RPT | 3479e3ec7017SPing-Ke Shih B_AX_PPDU_STAT_RPT_CRC32); 3480e3ec7017SPing-Ke Shih rtw89_write32_mask(rtwdev, R_AX_HW_RPT_FWD, B_AX_FWD_PPDU_STAT_MASK, 3481e3ec7017SPing-Ke Shih RTW89_PRPT_DEST_HOST); 3482e3ec7017SPing-Ke Shih 3483e3ec7017SPing-Ke Shih return ret; 3484e3ec7017SPing-Ke Shih } 3485861e58c8SZong-Zhe Yang EXPORT_SYMBOL(rtw89_mac_cfg_ppdu_status); 3486e3ec7017SPing-Ke Shih 3487e3ec7017SPing-Ke Shih void rtw89_mac_update_rts_threshold(struct rtw89_dev *rtwdev, u8 mac_idx) 3488e3ec7017SPing-Ke Shih { 3489e3ec7017SPing-Ke Shih #define MAC_AX_TIME_TH_SH 5 3490e3ec7017SPing-Ke Shih #define MAC_AX_LEN_TH_SH 4 3491e3ec7017SPing-Ke Shih #define MAC_AX_TIME_TH_MAX 255 3492e3ec7017SPing-Ke Shih #define MAC_AX_LEN_TH_MAX 255 3493e3ec7017SPing-Ke Shih #define MAC_AX_TIME_TH_DEF 88 3494e3ec7017SPing-Ke Shih #define MAC_AX_LEN_TH_DEF 4080 3495e3ec7017SPing-Ke Shih struct ieee80211_hw *hw = rtwdev->hw; 3496e3ec7017SPing-Ke Shih u32 rts_threshold = hw->wiphy->rts_threshold; 3497e3ec7017SPing-Ke Shih u32 time_th, len_th; 3498e3ec7017SPing-Ke Shih u32 reg; 3499e3ec7017SPing-Ke Shih 3500e3ec7017SPing-Ke Shih if (rts_threshold == (u32)-1) { 3501e3ec7017SPing-Ke Shih time_th = MAC_AX_TIME_TH_DEF; 3502e3ec7017SPing-Ke Shih len_th = MAC_AX_LEN_TH_DEF; 3503e3ec7017SPing-Ke Shih } else { 3504e3ec7017SPing-Ke Shih time_th = MAC_AX_TIME_TH_MAX << MAC_AX_TIME_TH_SH; 3505e3ec7017SPing-Ke Shih len_th = rts_threshold; 3506e3ec7017SPing-Ke Shih } 3507e3ec7017SPing-Ke Shih 3508e3ec7017SPing-Ke Shih time_th = min_t(u32, time_th >> MAC_AX_TIME_TH_SH, MAC_AX_TIME_TH_MAX); 3509e3ec7017SPing-Ke Shih len_th = min_t(u32, len_th >> MAC_AX_LEN_TH_SH, MAC_AX_LEN_TH_MAX); 3510e3ec7017SPing-Ke Shih 3511e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_AGG_LEN_HT_0, mac_idx); 3512e3ec7017SPing-Ke Shih rtw89_write16_mask(rtwdev, reg, B_AX_RTS_TXTIME_TH_MASK, time_th); 3513e3ec7017SPing-Ke Shih rtw89_write16_mask(rtwdev, reg, B_AX_RTS_LEN_TH_MASK, len_th); 3514e3ec7017SPing-Ke Shih } 3515e3ec7017SPing-Ke Shih 3516e3ec7017SPing-Ke Shih void rtw89_mac_flush_txq(struct rtw89_dev *rtwdev, u32 queues, bool drop) 3517e3ec7017SPing-Ke Shih { 3518e3ec7017SPing-Ke Shih bool empty; 3519e3ec7017SPing-Ke Shih int ret; 3520e3ec7017SPing-Ke Shih 3521e3ec7017SPing-Ke Shih if (!test_bit(RTW89_FLAG_POWERON, rtwdev->flags)) 3522e3ec7017SPing-Ke Shih return; 3523e3ec7017SPing-Ke Shih 3524e3ec7017SPing-Ke Shih ret = read_poll_timeout(dle_is_txq_empty, empty, empty, 3525e3ec7017SPing-Ke Shih 10000, 200000, false, rtwdev); 3526e3ec7017SPing-Ke Shih if (ret && !drop && (rtwdev->total_sta_assoc || rtwdev->scanning)) 3527e3ec7017SPing-Ke Shih rtw89_info(rtwdev, "timed out to flush queues\n"); 3528e3ec7017SPing-Ke Shih } 3529e3ec7017SPing-Ke Shih 3530e3ec7017SPing-Ke Shih int rtw89_mac_coex_init(struct rtw89_dev *rtwdev, const struct rtw89_mac_ax_coex *coex) 3531e3ec7017SPing-Ke Shih { 3532e3ec7017SPing-Ke Shih u8 val; 3533e3ec7017SPing-Ke Shih u16 val16; 3534e3ec7017SPing-Ke Shih u32 val32; 3535e3ec7017SPing-Ke Shih int ret; 3536e3ec7017SPing-Ke Shih 3537e3ec7017SPing-Ke Shih rtw89_write8_set(rtwdev, R_AX_GPIO_MUXCFG, B_AX_ENBT); 3538e3ec7017SPing-Ke Shih rtw89_write8_set(rtwdev, R_AX_BTC_FUNC_EN, B_AX_PTA_WL_TX_EN); 3539e3ec7017SPing-Ke Shih rtw89_write8_set(rtwdev, R_AX_BT_COEX_CFG_2 + 1, B_AX_GNT_BT_POLARITY >> 8); 3540e3ec7017SPing-Ke Shih rtw89_write8_set(rtwdev, R_AX_CSR_MODE, B_AX_STATIS_BT_EN | B_AX_WL_ACT_MSK); 3541e3ec7017SPing-Ke Shih rtw89_write8_set(rtwdev, R_AX_CSR_MODE + 2, B_AX_BT_CNT_RST >> 16); 3542e3ec7017SPing-Ke Shih rtw89_write8_clr(rtwdev, R_AX_TRXPTCL_RESP_0 + 3, B_AX_RSP_CHK_BTCCA >> 24); 3543e3ec7017SPing-Ke Shih 3544e3ec7017SPing-Ke Shih val16 = rtw89_read16(rtwdev, R_AX_CCA_CFG_0); 3545e3ec7017SPing-Ke Shih val16 = (val16 | B_AX_BTCCA_EN) & ~B_AX_BTCCA_BRK_TXOP_EN; 3546e3ec7017SPing-Ke Shih rtw89_write16(rtwdev, R_AX_CCA_CFG_0, val16); 3547e3ec7017SPing-Ke Shih 3548e3ec7017SPing-Ke Shih ret = rtw89_mac_read_lte(rtwdev, R_AX_LTE_SW_CFG_2, &val32); 3549e3ec7017SPing-Ke Shih if (ret) { 3550e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "Read R_AX_LTE_SW_CFG_2 fail!\n"); 3551e3ec7017SPing-Ke Shih return ret; 3552e3ec7017SPing-Ke Shih } 3553e3ec7017SPing-Ke Shih val32 = val32 & B_AX_WL_RX_CTRL; 3554e3ec7017SPing-Ke Shih ret = rtw89_mac_write_lte(rtwdev, R_AX_LTE_SW_CFG_2, val32); 3555e3ec7017SPing-Ke Shih if (ret) { 3556e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "Write R_AX_LTE_SW_CFG_2 fail!\n"); 3557e3ec7017SPing-Ke Shih return ret; 3558e3ec7017SPing-Ke Shih } 3559e3ec7017SPing-Ke Shih 3560e3ec7017SPing-Ke Shih switch (coex->pta_mode) { 3561e3ec7017SPing-Ke Shih case RTW89_MAC_AX_COEX_RTK_MODE: 3562e3ec7017SPing-Ke Shih val = rtw89_read8(rtwdev, R_AX_GPIO_MUXCFG); 3563e3ec7017SPing-Ke Shih val &= ~B_AX_BTMODE_MASK; 3564e3ec7017SPing-Ke Shih val |= FIELD_PREP(B_AX_BTMODE_MASK, MAC_AX_BT_MODE_0_3); 3565e3ec7017SPing-Ke Shih rtw89_write8(rtwdev, R_AX_GPIO_MUXCFG, val); 3566e3ec7017SPing-Ke Shih 3567e3ec7017SPing-Ke Shih val = rtw89_read8(rtwdev, R_AX_TDMA_MODE); 3568e3ec7017SPing-Ke Shih rtw89_write8(rtwdev, R_AX_TDMA_MODE, val | B_AX_RTK_BT_ENABLE); 3569e3ec7017SPing-Ke Shih 3570e3ec7017SPing-Ke Shih val = rtw89_read8(rtwdev, R_AX_BT_COEX_CFG_5); 3571e3ec7017SPing-Ke Shih val &= ~B_AX_BT_RPT_SAMPLE_RATE_MASK; 3572e3ec7017SPing-Ke Shih val |= FIELD_PREP(B_AX_BT_RPT_SAMPLE_RATE_MASK, MAC_AX_RTK_RATE); 3573e3ec7017SPing-Ke Shih rtw89_write8(rtwdev, R_AX_BT_COEX_CFG_5, val); 3574e3ec7017SPing-Ke Shih break; 3575e3ec7017SPing-Ke Shih case RTW89_MAC_AX_COEX_CSR_MODE: 3576e3ec7017SPing-Ke Shih val = rtw89_read8(rtwdev, R_AX_GPIO_MUXCFG); 3577e3ec7017SPing-Ke Shih val &= ~B_AX_BTMODE_MASK; 3578e3ec7017SPing-Ke Shih val |= FIELD_PREP(B_AX_BTMODE_MASK, MAC_AX_BT_MODE_2); 3579e3ec7017SPing-Ke Shih rtw89_write8(rtwdev, R_AX_GPIO_MUXCFG, val); 3580e3ec7017SPing-Ke Shih 3581e3ec7017SPing-Ke Shih val16 = rtw89_read16(rtwdev, R_AX_CSR_MODE); 3582e3ec7017SPing-Ke Shih val16 &= ~B_AX_BT_PRI_DETECT_TO_MASK; 3583e3ec7017SPing-Ke Shih val16 |= FIELD_PREP(B_AX_BT_PRI_DETECT_TO_MASK, MAC_AX_CSR_PRI_TO); 3584e3ec7017SPing-Ke Shih val16 &= ~B_AX_BT_TRX_INIT_DETECT_MASK; 3585e3ec7017SPing-Ke Shih val16 |= FIELD_PREP(B_AX_BT_TRX_INIT_DETECT_MASK, MAC_AX_CSR_TRX_TO); 3586e3ec7017SPing-Ke Shih val16 &= ~B_AX_BT_STAT_DELAY_MASK; 3587e3ec7017SPing-Ke Shih val16 |= FIELD_PREP(B_AX_BT_STAT_DELAY_MASK, MAC_AX_CSR_DELAY); 3588e3ec7017SPing-Ke Shih val16 |= B_AX_ENHANCED_BT; 3589e3ec7017SPing-Ke Shih rtw89_write16(rtwdev, R_AX_CSR_MODE, val16); 3590e3ec7017SPing-Ke Shih 3591e3ec7017SPing-Ke Shih rtw89_write8(rtwdev, R_AX_BT_COEX_CFG_2, MAC_AX_CSR_RATE); 3592e3ec7017SPing-Ke Shih break; 3593e3ec7017SPing-Ke Shih default: 3594e3ec7017SPing-Ke Shih return -EINVAL; 3595e3ec7017SPing-Ke Shih } 3596e3ec7017SPing-Ke Shih 3597e3ec7017SPing-Ke Shih switch (coex->direction) { 3598e3ec7017SPing-Ke Shih case RTW89_MAC_AX_COEX_INNER: 3599e3ec7017SPing-Ke Shih val = rtw89_read8(rtwdev, R_AX_GPIO_MUXCFG + 1); 3600e3ec7017SPing-Ke Shih val = (val & ~BIT(2)) | BIT(1); 3601e3ec7017SPing-Ke Shih rtw89_write8(rtwdev, R_AX_GPIO_MUXCFG + 1, val); 3602e3ec7017SPing-Ke Shih break; 3603e3ec7017SPing-Ke Shih case RTW89_MAC_AX_COEX_OUTPUT: 3604e3ec7017SPing-Ke Shih val = rtw89_read8(rtwdev, R_AX_GPIO_MUXCFG + 1); 3605e3ec7017SPing-Ke Shih val = val | BIT(1) | BIT(0); 3606e3ec7017SPing-Ke Shih rtw89_write8(rtwdev, R_AX_GPIO_MUXCFG + 1, val); 3607e3ec7017SPing-Ke Shih break; 3608e3ec7017SPing-Ke Shih case RTW89_MAC_AX_COEX_INPUT: 3609e3ec7017SPing-Ke Shih val = rtw89_read8(rtwdev, R_AX_GPIO_MUXCFG + 1); 3610e3ec7017SPing-Ke Shih val = val & ~(BIT(2) | BIT(1)); 3611e3ec7017SPing-Ke Shih rtw89_write8(rtwdev, R_AX_GPIO_MUXCFG + 1, val); 3612e3ec7017SPing-Ke Shih break; 3613e3ec7017SPing-Ke Shih default: 3614e3ec7017SPing-Ke Shih return -EINVAL; 3615e3ec7017SPing-Ke Shih } 3616e3ec7017SPing-Ke Shih 3617e3ec7017SPing-Ke Shih return 0; 3618e3ec7017SPing-Ke Shih } 3619861e58c8SZong-Zhe Yang EXPORT_SYMBOL(rtw89_mac_coex_init); 3620e3ec7017SPing-Ke Shih 3621e3ec7017SPing-Ke Shih int rtw89_mac_cfg_gnt(struct rtw89_dev *rtwdev, 3622e3ec7017SPing-Ke Shih const struct rtw89_mac_ax_coex_gnt *gnt_cfg) 3623e3ec7017SPing-Ke Shih { 3624e3ec7017SPing-Ke Shih u32 val, ret; 3625e3ec7017SPing-Ke Shih 3626e3ec7017SPing-Ke Shih ret = rtw89_mac_read_lte(rtwdev, R_AX_LTE_SW_CFG_1, &val); 3627e3ec7017SPing-Ke Shih if (ret) { 3628e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "Read LTE fail!\n"); 3629e3ec7017SPing-Ke Shih return ret; 3630e3ec7017SPing-Ke Shih } 3631e3ec7017SPing-Ke Shih val = (gnt_cfg->band[0].gnt_bt ? 3632e3ec7017SPing-Ke Shih B_AX_GNT_BT_RFC_S0_SW_VAL | B_AX_GNT_BT_BB_S0_SW_VAL : 0) | 3633e3ec7017SPing-Ke Shih (gnt_cfg->band[0].gnt_bt_sw_en ? 3634e3ec7017SPing-Ke Shih B_AX_GNT_BT_RFC_S0_SW_CTRL | B_AX_GNT_BT_BB_S0_SW_CTRL : 0) | 3635e3ec7017SPing-Ke Shih (gnt_cfg->band[0].gnt_wl ? 3636e3ec7017SPing-Ke Shih B_AX_GNT_WL_RFC_S0_SW_VAL | B_AX_GNT_WL_BB_S0_SW_VAL : 0) | 3637e3ec7017SPing-Ke Shih (gnt_cfg->band[0].gnt_wl_sw_en ? 3638e3ec7017SPing-Ke Shih B_AX_GNT_WL_RFC_S0_SW_CTRL | B_AX_GNT_WL_BB_S0_SW_CTRL : 0) | 3639e3ec7017SPing-Ke Shih (gnt_cfg->band[1].gnt_bt ? 3640e3ec7017SPing-Ke Shih B_AX_GNT_BT_RFC_S1_SW_VAL | B_AX_GNT_BT_BB_S1_SW_VAL : 0) | 3641e3ec7017SPing-Ke Shih (gnt_cfg->band[1].gnt_bt_sw_en ? 3642e3ec7017SPing-Ke Shih B_AX_GNT_BT_RFC_S1_SW_CTRL | B_AX_GNT_BT_BB_S1_SW_CTRL : 0) | 3643e3ec7017SPing-Ke Shih (gnt_cfg->band[1].gnt_wl ? 3644e3ec7017SPing-Ke Shih B_AX_GNT_WL_RFC_S1_SW_VAL | B_AX_GNT_WL_BB_S1_SW_VAL : 0) | 3645e3ec7017SPing-Ke Shih (gnt_cfg->band[1].gnt_wl_sw_en ? 3646e3ec7017SPing-Ke Shih B_AX_GNT_WL_RFC_S1_SW_CTRL | B_AX_GNT_WL_BB_S1_SW_CTRL : 0); 3647e3ec7017SPing-Ke Shih ret = rtw89_mac_write_lte(rtwdev, R_AX_LTE_SW_CFG_1, val); 3648e3ec7017SPing-Ke Shih if (ret) { 3649e3ec7017SPing-Ke Shih rtw89_err(rtwdev, "Write LTE fail!\n"); 3650e3ec7017SPing-Ke Shih return ret; 3651e3ec7017SPing-Ke Shih } 3652e3ec7017SPing-Ke Shih 3653e3ec7017SPing-Ke Shih return 0; 3654e3ec7017SPing-Ke Shih } 3655*feed6541SChia-Yuan Li EXPORT_SYMBOL(rtw89_mac_cfg_gnt); 3656*feed6541SChia-Yuan Li 3657*feed6541SChia-Yuan Li int rtw89_mac_cfg_gnt_v1(struct rtw89_dev *rtwdev, 3658*feed6541SChia-Yuan Li const struct rtw89_mac_ax_coex_gnt *gnt_cfg) 3659*feed6541SChia-Yuan Li { 3660*feed6541SChia-Yuan Li u32 val = 0; 3661*feed6541SChia-Yuan Li 3662*feed6541SChia-Yuan Li if (gnt_cfg->band[0].gnt_bt) 3663*feed6541SChia-Yuan Li val |= B_AX_GNT_BT_RFC_S0_VAL | B_AX_GNT_BT_RX_VAL | 3664*feed6541SChia-Yuan Li B_AX_GNT_BT_TX_VAL; 3665*feed6541SChia-Yuan Li else 3666*feed6541SChia-Yuan Li val |= B_AX_WL_ACT_VAL; 3667*feed6541SChia-Yuan Li 3668*feed6541SChia-Yuan Li if (gnt_cfg->band[0].gnt_bt_sw_en) 3669*feed6541SChia-Yuan Li val |= B_AX_GNT_BT_RFC_S0_SWCTRL | B_AX_GNT_BT_RX_SWCTRL | 3670*feed6541SChia-Yuan Li B_AX_GNT_BT_TX_SWCTRL | B_AX_WL_ACT_SWCTRL; 3671*feed6541SChia-Yuan Li 3672*feed6541SChia-Yuan Li if (gnt_cfg->band[0].gnt_wl) 3673*feed6541SChia-Yuan Li val |= B_AX_GNT_WL_RFC_S0_VAL | B_AX_GNT_WL_RX_VAL | 3674*feed6541SChia-Yuan Li B_AX_GNT_WL_TX_VAL | B_AX_GNT_WL_BB_VAL; 3675*feed6541SChia-Yuan Li 3676*feed6541SChia-Yuan Li if (gnt_cfg->band[0].gnt_wl_sw_en) 3677*feed6541SChia-Yuan Li val |= B_AX_GNT_WL_RFC_S0_SWCTRL | B_AX_GNT_WL_RX_SWCTRL | 3678*feed6541SChia-Yuan Li B_AX_GNT_WL_TX_SWCTRL | B_AX_GNT_WL_BB_SWCTRL; 3679*feed6541SChia-Yuan Li 3680*feed6541SChia-Yuan Li if (gnt_cfg->band[1].gnt_bt) 3681*feed6541SChia-Yuan Li val |= B_AX_GNT_BT_RFC_S1_VAL | B_AX_GNT_BT_RX_VAL | 3682*feed6541SChia-Yuan Li B_AX_GNT_BT_TX_VAL; 3683*feed6541SChia-Yuan Li else 3684*feed6541SChia-Yuan Li val |= B_AX_WL_ACT_VAL; 3685*feed6541SChia-Yuan Li 3686*feed6541SChia-Yuan Li if (gnt_cfg->band[1].gnt_bt_sw_en) 3687*feed6541SChia-Yuan Li val |= B_AX_GNT_BT_RFC_S1_SWCTRL | B_AX_GNT_BT_RX_SWCTRL | 3688*feed6541SChia-Yuan Li B_AX_GNT_BT_TX_SWCTRL | B_AX_WL_ACT_SWCTRL; 3689*feed6541SChia-Yuan Li 3690*feed6541SChia-Yuan Li if (gnt_cfg->band[1].gnt_wl) 3691*feed6541SChia-Yuan Li val |= B_AX_GNT_WL_RFC_S1_VAL | B_AX_GNT_WL_RX_VAL | 3692*feed6541SChia-Yuan Li B_AX_GNT_WL_TX_VAL | B_AX_GNT_WL_BB_VAL; 3693*feed6541SChia-Yuan Li 3694*feed6541SChia-Yuan Li if (gnt_cfg->band[1].gnt_wl_sw_en) 3695*feed6541SChia-Yuan Li val |= B_AX_GNT_WL_RFC_S1_SWCTRL | B_AX_GNT_WL_RX_SWCTRL | 3696*feed6541SChia-Yuan Li B_AX_GNT_WL_TX_SWCTRL | B_AX_GNT_WL_BB_SWCTRL; 3697*feed6541SChia-Yuan Li 3698*feed6541SChia-Yuan Li rtw89_write32(rtwdev, R_AX_GNT_SW_CTRL, val); 3699*feed6541SChia-Yuan Li 3700*feed6541SChia-Yuan Li return 0; 3701*feed6541SChia-Yuan Li } 3702*feed6541SChia-Yuan Li EXPORT_SYMBOL(rtw89_mac_cfg_gnt_v1); 3703e3ec7017SPing-Ke Shih 3704e3ec7017SPing-Ke Shih int rtw89_mac_cfg_plt(struct rtw89_dev *rtwdev, struct rtw89_mac_ax_plt *plt) 3705e3ec7017SPing-Ke Shih { 3706e3ec7017SPing-Ke Shih u32 reg; 370728e7ea8aSPing-Ke Shih u16 val; 3708e3ec7017SPing-Ke Shih int ret; 3709e3ec7017SPing-Ke Shih 3710e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, plt->band, RTW89_CMAC_SEL); 3711e3ec7017SPing-Ke Shih if (ret) 3712e3ec7017SPing-Ke Shih return ret; 3713e3ec7017SPing-Ke Shih 3714e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_BT_PLT, plt->band); 3715e3ec7017SPing-Ke Shih val = (plt->tx & RTW89_MAC_AX_PLT_LTE_RX ? B_AX_TX_PLT_GNT_LTE_RX : 0) | 3716e3ec7017SPing-Ke Shih (plt->tx & RTW89_MAC_AX_PLT_GNT_BT_TX ? B_AX_TX_PLT_GNT_BT_TX : 0) | 3717e3ec7017SPing-Ke Shih (plt->tx & RTW89_MAC_AX_PLT_GNT_BT_RX ? B_AX_TX_PLT_GNT_BT_RX : 0) | 3718e3ec7017SPing-Ke Shih (plt->tx & RTW89_MAC_AX_PLT_GNT_WL ? B_AX_TX_PLT_GNT_WL : 0) | 3719e3ec7017SPing-Ke Shih (plt->rx & RTW89_MAC_AX_PLT_LTE_RX ? B_AX_RX_PLT_GNT_LTE_RX : 0) | 3720e3ec7017SPing-Ke Shih (plt->rx & RTW89_MAC_AX_PLT_GNT_BT_TX ? B_AX_RX_PLT_GNT_BT_TX : 0) | 3721e3ec7017SPing-Ke Shih (plt->rx & RTW89_MAC_AX_PLT_GNT_BT_RX ? B_AX_RX_PLT_GNT_BT_RX : 0) | 372228e7ea8aSPing-Ke Shih (plt->rx & RTW89_MAC_AX_PLT_GNT_WL ? B_AX_RX_PLT_GNT_WL : 0) | 372328e7ea8aSPing-Ke Shih B_AX_PLT_EN; 372428e7ea8aSPing-Ke Shih rtw89_write16(rtwdev, reg, val); 3725e3ec7017SPing-Ke Shih 3726e3ec7017SPing-Ke Shih return 0; 3727e3ec7017SPing-Ke Shih } 3728e3ec7017SPing-Ke Shih 3729e3ec7017SPing-Ke Shih void rtw89_mac_cfg_sb(struct rtw89_dev *rtwdev, u32 val) 3730e3ec7017SPing-Ke Shih { 3731e3ec7017SPing-Ke Shih u32 fw_sb; 3732e3ec7017SPing-Ke Shih 3733e3ec7017SPing-Ke Shih fw_sb = rtw89_read32(rtwdev, R_AX_SCOREBOARD); 3734e3ec7017SPing-Ke Shih fw_sb = FIELD_GET(B_MAC_AX_SB_FW_MASK, fw_sb); 3735e3ec7017SPing-Ke Shih fw_sb = fw_sb & ~B_MAC_AX_BTGS1_NOTIFY; 3736e3ec7017SPing-Ke Shih if (!test_bit(RTW89_FLAG_POWERON, rtwdev->flags)) 3737e3ec7017SPing-Ke Shih fw_sb = fw_sb | MAC_AX_NOTIFY_PWR_MAJOR; 3738e3ec7017SPing-Ke Shih else 3739e3ec7017SPing-Ke Shih fw_sb = fw_sb | MAC_AX_NOTIFY_TP_MAJOR; 3740e3ec7017SPing-Ke Shih val = FIELD_GET(B_MAC_AX_SB_DRV_MASK, val); 3741e3ec7017SPing-Ke Shih val = B_AX_TOGGLE | 3742e3ec7017SPing-Ke Shih FIELD_PREP(B_MAC_AX_SB_DRV_MASK, val) | 3743e3ec7017SPing-Ke Shih FIELD_PREP(B_MAC_AX_SB_FW_MASK, fw_sb); 3744e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, R_AX_SCOREBOARD, val); 3745e3ec7017SPing-Ke Shih fsleep(1000); /* avoid BT FW loss information */ 3746e3ec7017SPing-Ke Shih } 3747e3ec7017SPing-Ke Shih 3748e3ec7017SPing-Ke Shih u32 rtw89_mac_get_sb(struct rtw89_dev *rtwdev) 3749e3ec7017SPing-Ke Shih { 3750e3ec7017SPing-Ke Shih return rtw89_read32(rtwdev, R_AX_SCOREBOARD); 3751e3ec7017SPing-Ke Shih } 3752e3ec7017SPing-Ke Shih 3753e3ec7017SPing-Ke Shih int rtw89_mac_cfg_ctrl_path(struct rtw89_dev *rtwdev, bool wl) 3754e3ec7017SPing-Ke Shih { 3755e3ec7017SPing-Ke Shih u8 val = rtw89_read8(rtwdev, R_AX_SYS_SDIO_CTRL + 3); 3756e3ec7017SPing-Ke Shih 3757e3ec7017SPing-Ke Shih val = wl ? val | BIT(2) : val & ~BIT(2); 3758e3ec7017SPing-Ke Shih rtw89_write8(rtwdev, R_AX_SYS_SDIO_CTRL + 3, val); 3759e3ec7017SPing-Ke Shih 3760e3ec7017SPing-Ke Shih return 0; 3761e3ec7017SPing-Ke Shih } 3762*feed6541SChia-Yuan Li EXPORT_SYMBOL(rtw89_mac_cfg_ctrl_path); 3763*feed6541SChia-Yuan Li 3764*feed6541SChia-Yuan Li int rtw89_mac_cfg_ctrl_path_v1(struct rtw89_dev *rtwdev, bool wl) 3765*feed6541SChia-Yuan Li { 3766*feed6541SChia-Yuan Li struct rtw89_btc *btc = &rtwdev->btc; 3767*feed6541SChia-Yuan Li struct rtw89_btc_dm *dm = &btc->dm; 3768*feed6541SChia-Yuan Li struct rtw89_mac_ax_gnt *g = dm->gnt.band; 3769*feed6541SChia-Yuan Li int i; 3770*feed6541SChia-Yuan Li 3771*feed6541SChia-Yuan Li if (wl) 3772*feed6541SChia-Yuan Li return 0; 3773*feed6541SChia-Yuan Li 3774*feed6541SChia-Yuan Li for (i = 0; i < RTW89_PHY_MAX; i++) { 3775*feed6541SChia-Yuan Li g[i].gnt_bt_sw_en = 1; 3776*feed6541SChia-Yuan Li g[i].gnt_bt = 1; 3777*feed6541SChia-Yuan Li g[i].gnt_wl_sw_en = 1; 3778*feed6541SChia-Yuan Li g[i].gnt_wl = 0; 3779*feed6541SChia-Yuan Li } 3780*feed6541SChia-Yuan Li 3781*feed6541SChia-Yuan Li return rtw89_mac_cfg_gnt_v1(rtwdev, &dm->gnt); 3782*feed6541SChia-Yuan Li } 3783*feed6541SChia-Yuan Li EXPORT_SYMBOL(rtw89_mac_cfg_ctrl_path_v1); 3784e3ec7017SPing-Ke Shih 3785e3ec7017SPing-Ke Shih bool rtw89_mac_get_ctrl_path(struct rtw89_dev *rtwdev) 3786e3ec7017SPing-Ke Shih { 3787e3ec7017SPing-Ke Shih u8 val = rtw89_read8(rtwdev, R_AX_SYS_SDIO_CTRL + 3); 3788e3ec7017SPing-Ke Shih 3789e3ec7017SPing-Ke Shih return FIELD_GET(B_AX_LTE_MUX_CTRL_PATH >> 24, val); 3790e3ec7017SPing-Ke Shih } 3791e3ec7017SPing-Ke Shih 37928c7e9cebSChing-Te Ku u16 rtw89_mac_get_plt_cnt(struct rtw89_dev *rtwdev, u8 band) 37938c7e9cebSChing-Te Ku { 37948c7e9cebSChing-Te Ku u32 reg; 37958c7e9cebSChing-Te Ku u16 cnt; 37968c7e9cebSChing-Te Ku 37978c7e9cebSChing-Te Ku reg = rtw89_mac_reg_by_idx(R_AX_BT_PLT, band); 37988c7e9cebSChing-Te Ku cnt = rtw89_read32_mask(rtwdev, reg, B_AX_BT_PLT_PKT_CNT_MASK); 37998c7e9cebSChing-Te Ku rtw89_write16_set(rtwdev, reg, B_AX_BT_PLT_RST); 38008c7e9cebSChing-Te Ku 38018c7e9cebSChing-Te Ku return cnt; 38028c7e9cebSChing-Te Ku } 38038c7e9cebSChing-Te Ku 3804e3ec7017SPing-Ke Shih static void rtw89_mac_bfee_ctrl(struct rtw89_dev *rtwdev, u8 mac_idx, bool en) 3805e3ec7017SPing-Ke Shih { 3806e3ec7017SPing-Ke Shih u32 reg; 3807e3ec7017SPing-Ke Shih u32 mask = B_AX_BFMEE_HT_NDPA_EN | B_AX_BFMEE_VHT_NDPA_EN | 3808e3ec7017SPing-Ke Shih B_AX_BFMEE_HE_NDPA_EN; 3809e3ec7017SPing-Ke Shih 3810e3ec7017SPing-Ke Shih rtw89_debug(rtwdev, RTW89_DBG_BF, "set bfee ndpa_en to %d\n", en); 3811e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_BFMEE_RESP_OPTION, mac_idx); 3812e3ec7017SPing-Ke Shih if (en) { 3813e3ec7017SPing-Ke Shih set_bit(RTW89_FLAG_BFEE_EN, rtwdev->flags); 3814e3ec7017SPing-Ke Shih rtw89_write32_set(rtwdev, reg, mask); 3815e3ec7017SPing-Ke Shih } else { 3816e3ec7017SPing-Ke Shih clear_bit(RTW89_FLAG_BFEE_EN, rtwdev->flags); 3817e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, reg, mask); 3818e3ec7017SPing-Ke Shih } 3819e3ec7017SPing-Ke Shih } 3820e3ec7017SPing-Ke Shih 3821e3ec7017SPing-Ke Shih static int rtw89_mac_init_bfee(struct rtw89_dev *rtwdev, u8 mac_idx) 3822e3ec7017SPing-Ke Shih { 3823e3ec7017SPing-Ke Shih u32 reg; 3824e3ec7017SPing-Ke Shih u32 val32; 3825e3ec7017SPing-Ke Shih int ret; 3826e3ec7017SPing-Ke Shih 3827e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, mac_idx, RTW89_CMAC_SEL); 3828e3ec7017SPing-Ke Shih if (ret) 3829e3ec7017SPing-Ke Shih return ret; 3830e3ec7017SPing-Ke Shih 3831e3ec7017SPing-Ke Shih /* AP mode set tx gid to 63 */ 3832e3ec7017SPing-Ke Shih /* STA mode set tx gid to 0(default) */ 3833e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_BFMER_CTRL_0, mac_idx); 3834e3ec7017SPing-Ke Shih rtw89_write32_set(rtwdev, reg, B_AX_BFMER_NDP_BFEN); 3835e3ec7017SPing-Ke Shih 3836e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_TRXPTCL_RESP_CSI_RRSC, mac_idx); 3837e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, reg, CSI_RRSC_BMAP); 3838e3ec7017SPing-Ke Shih 3839e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_BFMEE_RESP_OPTION, mac_idx); 3840e3ec7017SPing-Ke Shih val32 = FIELD_PREP(B_AX_BFMEE_BFRP_RX_STANDBY_TIMER_MASK, BFRP_RX_STANDBY_TIMER); 3841e3ec7017SPing-Ke Shih val32 |= FIELD_PREP(B_AX_BFMEE_NDP_RX_STANDBY_TIMER_MASK, NDP_RX_STANDBY_TIMER); 3842e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, reg, val32); 3843e3ec7017SPing-Ke Shih rtw89_mac_bfee_ctrl(rtwdev, mac_idx, true); 3844e3ec7017SPing-Ke Shih 3845e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_TRXPTCL_RESP_CSI_CTRL_0, mac_idx); 3846e3ec7017SPing-Ke Shih rtw89_write32_set(rtwdev, reg, B_AX_BFMEE_BFPARAM_SEL | 3847e3ec7017SPing-Ke Shih B_AX_BFMEE_USE_NSTS | 3848e3ec7017SPing-Ke Shih B_AX_BFMEE_CSI_GID_SEL | 3849e3ec7017SPing-Ke Shih B_AX_BFMEE_CSI_FORCE_RETE_EN); 3850e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_TRXPTCL_RESP_CSI_RATE, mac_idx); 3851e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, reg, 3852e3ec7017SPing-Ke Shih u32_encode_bits(CSI_INIT_RATE_HT, B_AX_BFMEE_HT_CSI_RATE_MASK) | 3853e3ec7017SPing-Ke Shih u32_encode_bits(CSI_INIT_RATE_VHT, B_AX_BFMEE_VHT_CSI_RATE_MASK) | 3854e3ec7017SPing-Ke Shih u32_encode_bits(CSI_INIT_RATE_HE, B_AX_BFMEE_HE_CSI_RATE_MASK)); 3855e3ec7017SPing-Ke Shih 3856e3ec7017SPing-Ke Shih return 0; 3857e3ec7017SPing-Ke Shih } 3858e3ec7017SPing-Ke Shih 3859e3ec7017SPing-Ke Shih static int rtw89_mac_set_csi_para_reg(struct rtw89_dev *rtwdev, 3860e3ec7017SPing-Ke Shih struct ieee80211_vif *vif, 3861e3ec7017SPing-Ke Shih struct ieee80211_sta *sta) 3862e3ec7017SPing-Ke Shih { 3863e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif = (struct rtw89_vif *)vif->drv_priv; 3864e3ec7017SPing-Ke Shih u8 mac_idx = rtwvif->mac_idx; 3865e3ec7017SPing-Ke Shih u8 nc = 1, nr = 3, ng = 0, cb = 1, cs = 1, ldpc_en = 1, stbc_en = 1; 3866e3ec7017SPing-Ke Shih u8 port_sel = rtwvif->port; 3867e3ec7017SPing-Ke Shih u8 sound_dim = 3, t; 3868e3ec7017SPing-Ke Shih u8 *phy_cap = sta->he_cap.he_cap_elem.phy_cap_info; 3869e3ec7017SPing-Ke Shih u32 reg; 3870e3ec7017SPing-Ke Shih u16 val; 3871e3ec7017SPing-Ke Shih int ret; 3872e3ec7017SPing-Ke Shih 3873e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, mac_idx, RTW89_CMAC_SEL); 3874e3ec7017SPing-Ke Shih if (ret) 3875e3ec7017SPing-Ke Shih return ret; 3876e3ec7017SPing-Ke Shih 3877e3ec7017SPing-Ke Shih if ((phy_cap[3] & IEEE80211_HE_PHY_CAP3_SU_BEAMFORMER) || 3878e3ec7017SPing-Ke Shih (phy_cap[4] & IEEE80211_HE_PHY_CAP4_MU_BEAMFORMER)) { 3879e3ec7017SPing-Ke Shih ldpc_en &= !!(phy_cap[1] & IEEE80211_HE_PHY_CAP1_LDPC_CODING_IN_PAYLOAD); 3880e3ec7017SPing-Ke Shih stbc_en &= !!(phy_cap[2] & IEEE80211_HE_PHY_CAP2_STBC_RX_UNDER_80MHZ); 3881e3ec7017SPing-Ke Shih t = FIELD_GET(IEEE80211_HE_PHY_CAP5_BEAMFORMEE_NUM_SND_DIM_UNDER_80MHZ_MASK, 3882e3ec7017SPing-Ke Shih phy_cap[5]); 3883e3ec7017SPing-Ke Shih sound_dim = min(sound_dim, t); 3884e3ec7017SPing-Ke Shih } 3885e3ec7017SPing-Ke Shih if ((sta->vht_cap.cap & IEEE80211_VHT_CAP_MU_BEAMFORMER_CAPABLE) || 3886e3ec7017SPing-Ke Shih (sta->vht_cap.cap & IEEE80211_VHT_CAP_SU_BEAMFORMER_CAPABLE)) { 3887e3ec7017SPing-Ke Shih ldpc_en &= !!(sta->vht_cap.cap & IEEE80211_VHT_CAP_RXLDPC); 3888e3ec7017SPing-Ke Shih stbc_en &= !!(sta->vht_cap.cap & IEEE80211_VHT_CAP_RXSTBC_MASK); 3889e3ec7017SPing-Ke Shih t = FIELD_GET(IEEE80211_VHT_CAP_SOUNDING_DIMENSIONS_MASK, 3890e3ec7017SPing-Ke Shih sta->vht_cap.cap); 3891e3ec7017SPing-Ke Shih sound_dim = min(sound_dim, t); 3892e3ec7017SPing-Ke Shih } 3893e3ec7017SPing-Ke Shih nc = min(nc, sound_dim); 3894e3ec7017SPing-Ke Shih nr = min(nr, sound_dim); 3895e3ec7017SPing-Ke Shih 3896e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_TRXPTCL_RESP_CSI_CTRL_0, mac_idx); 3897e3ec7017SPing-Ke Shih rtw89_write32_set(rtwdev, reg, B_AX_BFMEE_BFPARAM_SEL); 3898e3ec7017SPing-Ke Shih 3899e3ec7017SPing-Ke Shih val = FIELD_PREP(B_AX_BFMEE_CSIINFO0_NC_MASK, nc) | 3900e3ec7017SPing-Ke Shih FIELD_PREP(B_AX_BFMEE_CSIINFO0_NR_MASK, nr) | 3901e3ec7017SPing-Ke Shih FIELD_PREP(B_AX_BFMEE_CSIINFO0_NG_MASK, ng) | 3902e3ec7017SPing-Ke Shih FIELD_PREP(B_AX_BFMEE_CSIINFO0_CB_MASK, cb) | 3903e3ec7017SPing-Ke Shih FIELD_PREP(B_AX_BFMEE_CSIINFO0_CS_MASK, cs) | 3904e3ec7017SPing-Ke Shih FIELD_PREP(B_AX_BFMEE_CSIINFO0_LDPC_EN, ldpc_en) | 3905e3ec7017SPing-Ke Shih FIELD_PREP(B_AX_BFMEE_CSIINFO0_STBC_EN, stbc_en); 3906e3ec7017SPing-Ke Shih 3907e3ec7017SPing-Ke Shih if (port_sel == 0) 3908e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_TRXPTCL_RESP_CSI_CTRL_0, mac_idx); 3909e3ec7017SPing-Ke Shih else 3910e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_TRXPTCL_RESP_CSI_CTRL_1, mac_idx); 3911e3ec7017SPing-Ke Shih 3912e3ec7017SPing-Ke Shih rtw89_write16(rtwdev, reg, val); 3913e3ec7017SPing-Ke Shih 3914e3ec7017SPing-Ke Shih return 0; 3915e3ec7017SPing-Ke Shih } 3916e3ec7017SPing-Ke Shih 3917e3ec7017SPing-Ke Shih static int rtw89_mac_csi_rrsc(struct rtw89_dev *rtwdev, 3918e3ec7017SPing-Ke Shih struct ieee80211_vif *vif, 3919e3ec7017SPing-Ke Shih struct ieee80211_sta *sta) 3920e3ec7017SPing-Ke Shih { 3921e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif = (struct rtw89_vif *)vif->drv_priv; 3922e3ec7017SPing-Ke Shih u32 rrsc = BIT(RTW89_MAC_BF_RRSC_6M) | BIT(RTW89_MAC_BF_RRSC_24M); 3923e3ec7017SPing-Ke Shih u32 reg; 3924e3ec7017SPing-Ke Shih u8 mac_idx = rtwvif->mac_idx; 3925e3ec7017SPing-Ke Shih int ret; 3926e3ec7017SPing-Ke Shih 3927e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, mac_idx, RTW89_CMAC_SEL); 3928e3ec7017SPing-Ke Shih if (ret) 3929e3ec7017SPing-Ke Shih return ret; 3930e3ec7017SPing-Ke Shih 3931e3ec7017SPing-Ke Shih if (sta->he_cap.has_he) { 3932e3ec7017SPing-Ke Shih rrsc |= (BIT(RTW89_MAC_BF_RRSC_HE_MSC0) | 3933e3ec7017SPing-Ke Shih BIT(RTW89_MAC_BF_RRSC_HE_MSC3) | 3934e3ec7017SPing-Ke Shih BIT(RTW89_MAC_BF_RRSC_HE_MSC5)); 3935e3ec7017SPing-Ke Shih } 3936e3ec7017SPing-Ke Shih if (sta->vht_cap.vht_supported) { 3937e3ec7017SPing-Ke Shih rrsc |= (BIT(RTW89_MAC_BF_RRSC_VHT_MSC0) | 3938e3ec7017SPing-Ke Shih BIT(RTW89_MAC_BF_RRSC_VHT_MSC3) | 3939e3ec7017SPing-Ke Shih BIT(RTW89_MAC_BF_RRSC_VHT_MSC5)); 3940e3ec7017SPing-Ke Shih } 3941e3ec7017SPing-Ke Shih if (sta->ht_cap.ht_supported) { 3942e3ec7017SPing-Ke Shih rrsc |= (BIT(RTW89_MAC_BF_RRSC_HT_MSC0) | 3943e3ec7017SPing-Ke Shih BIT(RTW89_MAC_BF_RRSC_HT_MSC3) | 3944e3ec7017SPing-Ke Shih BIT(RTW89_MAC_BF_RRSC_HT_MSC5)); 3945e3ec7017SPing-Ke Shih } 3946e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_TRXPTCL_RESP_CSI_CTRL_0, mac_idx); 3947e3ec7017SPing-Ke Shih rtw89_write32_set(rtwdev, reg, B_AX_BFMEE_BFPARAM_SEL); 3948e3ec7017SPing-Ke Shih rtw89_write32_clr(rtwdev, reg, B_AX_BFMEE_CSI_FORCE_RETE_EN); 3949e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, 3950e3ec7017SPing-Ke Shih rtw89_mac_reg_by_idx(R_AX_TRXPTCL_RESP_CSI_RRSC, mac_idx), 3951e3ec7017SPing-Ke Shih rrsc); 3952e3ec7017SPing-Ke Shih 3953e3ec7017SPing-Ke Shih return 0; 3954e3ec7017SPing-Ke Shih } 3955e3ec7017SPing-Ke Shih 3956e3ec7017SPing-Ke Shih void rtw89_mac_bf_assoc(struct rtw89_dev *rtwdev, struct ieee80211_vif *vif, 3957e3ec7017SPing-Ke Shih struct ieee80211_sta *sta) 3958e3ec7017SPing-Ke Shih { 3959e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif = (struct rtw89_vif *)vif->drv_priv; 3960e3ec7017SPing-Ke Shih 3961e3ec7017SPing-Ke Shih if (rtw89_sta_has_beamformer_cap(sta)) { 3962e3ec7017SPing-Ke Shih rtw89_debug(rtwdev, RTW89_DBG_BF, 3963e3ec7017SPing-Ke Shih "initialize bfee for new association\n"); 3964e3ec7017SPing-Ke Shih rtw89_mac_init_bfee(rtwdev, rtwvif->mac_idx); 3965e3ec7017SPing-Ke Shih rtw89_mac_set_csi_para_reg(rtwdev, vif, sta); 3966e3ec7017SPing-Ke Shih rtw89_mac_csi_rrsc(rtwdev, vif, sta); 3967e3ec7017SPing-Ke Shih } 3968e3ec7017SPing-Ke Shih } 3969e3ec7017SPing-Ke Shih 3970e3ec7017SPing-Ke Shih void rtw89_mac_bf_disassoc(struct rtw89_dev *rtwdev, struct ieee80211_vif *vif, 3971e3ec7017SPing-Ke Shih struct ieee80211_sta *sta) 3972e3ec7017SPing-Ke Shih { 3973e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif = (struct rtw89_vif *)vif->drv_priv; 3974e3ec7017SPing-Ke Shih 3975e3ec7017SPing-Ke Shih rtw89_mac_bfee_ctrl(rtwdev, rtwvif->mac_idx, false); 3976e3ec7017SPing-Ke Shih } 3977e3ec7017SPing-Ke Shih 3978e3ec7017SPing-Ke Shih void rtw89_mac_bf_set_gid_table(struct rtw89_dev *rtwdev, struct ieee80211_vif *vif, 3979e3ec7017SPing-Ke Shih struct ieee80211_bss_conf *conf) 3980e3ec7017SPing-Ke Shih { 3981e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif = (struct rtw89_vif *)vif->drv_priv; 3982e3ec7017SPing-Ke Shih u8 mac_idx = rtwvif->mac_idx; 3983e3ec7017SPing-Ke Shih __le32 *p; 3984e3ec7017SPing-Ke Shih 3985e3ec7017SPing-Ke Shih rtw89_debug(rtwdev, RTW89_DBG_BF, "update bf GID table\n"); 3986e3ec7017SPing-Ke Shih 3987e3ec7017SPing-Ke Shih p = (__le32 *)conf->mu_group.membership; 3988e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, rtw89_mac_reg_by_idx(R_AX_GID_POSITION_EN0, mac_idx), 3989e3ec7017SPing-Ke Shih le32_to_cpu(p[0])); 3990e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, rtw89_mac_reg_by_idx(R_AX_GID_POSITION_EN1, mac_idx), 3991e3ec7017SPing-Ke Shih le32_to_cpu(p[1])); 3992e3ec7017SPing-Ke Shih 3993e3ec7017SPing-Ke Shih p = (__le32 *)conf->mu_group.position; 3994e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, rtw89_mac_reg_by_idx(R_AX_GID_POSITION0, mac_idx), 3995e3ec7017SPing-Ke Shih le32_to_cpu(p[0])); 3996e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, rtw89_mac_reg_by_idx(R_AX_GID_POSITION1, mac_idx), 3997e3ec7017SPing-Ke Shih le32_to_cpu(p[1])); 3998e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, rtw89_mac_reg_by_idx(R_AX_GID_POSITION2, mac_idx), 3999e3ec7017SPing-Ke Shih le32_to_cpu(p[2])); 4000e3ec7017SPing-Ke Shih rtw89_write32(rtwdev, rtw89_mac_reg_by_idx(R_AX_GID_POSITION3, mac_idx), 4001e3ec7017SPing-Ke Shih le32_to_cpu(p[3])); 4002e3ec7017SPing-Ke Shih } 4003e3ec7017SPing-Ke Shih 4004e3ec7017SPing-Ke Shih struct rtw89_mac_bf_monitor_iter_data { 4005e3ec7017SPing-Ke Shih struct rtw89_dev *rtwdev; 4006e3ec7017SPing-Ke Shih struct ieee80211_sta *down_sta; 4007e3ec7017SPing-Ke Shih int count; 4008e3ec7017SPing-Ke Shih }; 4009e3ec7017SPing-Ke Shih 4010e3ec7017SPing-Ke Shih static 4011e3ec7017SPing-Ke Shih void rtw89_mac_bf_monitor_calc_iter(void *data, struct ieee80211_sta *sta) 4012e3ec7017SPing-Ke Shih { 4013e3ec7017SPing-Ke Shih struct rtw89_mac_bf_monitor_iter_data *iter_data = 4014e3ec7017SPing-Ke Shih (struct rtw89_mac_bf_monitor_iter_data *)data; 4015e3ec7017SPing-Ke Shih struct ieee80211_sta *down_sta = iter_data->down_sta; 4016e3ec7017SPing-Ke Shih int *count = &iter_data->count; 4017e3ec7017SPing-Ke Shih 4018e3ec7017SPing-Ke Shih if (down_sta == sta) 4019e3ec7017SPing-Ke Shih return; 4020e3ec7017SPing-Ke Shih 4021e3ec7017SPing-Ke Shih if (rtw89_sta_has_beamformer_cap(sta)) 4022e3ec7017SPing-Ke Shih (*count)++; 4023e3ec7017SPing-Ke Shih } 4024e3ec7017SPing-Ke Shih 4025e3ec7017SPing-Ke Shih void rtw89_mac_bf_monitor_calc(struct rtw89_dev *rtwdev, 4026e3ec7017SPing-Ke Shih struct ieee80211_sta *sta, bool disconnect) 4027e3ec7017SPing-Ke Shih { 4028e3ec7017SPing-Ke Shih struct rtw89_mac_bf_monitor_iter_data data; 4029e3ec7017SPing-Ke Shih 4030e3ec7017SPing-Ke Shih data.rtwdev = rtwdev; 4031e3ec7017SPing-Ke Shih data.down_sta = disconnect ? sta : NULL; 4032e3ec7017SPing-Ke Shih data.count = 0; 4033e3ec7017SPing-Ke Shih ieee80211_iterate_stations_atomic(rtwdev->hw, 4034e3ec7017SPing-Ke Shih rtw89_mac_bf_monitor_calc_iter, 4035e3ec7017SPing-Ke Shih &data); 4036e3ec7017SPing-Ke Shih 4037e3ec7017SPing-Ke Shih rtw89_debug(rtwdev, RTW89_DBG_BF, "bfee STA count=%d\n", data.count); 4038e3ec7017SPing-Ke Shih if (data.count) 4039e3ec7017SPing-Ke Shih set_bit(RTW89_FLAG_BFEE_MON, rtwdev->flags); 4040e3ec7017SPing-Ke Shih else 4041e3ec7017SPing-Ke Shih clear_bit(RTW89_FLAG_BFEE_MON, rtwdev->flags); 4042e3ec7017SPing-Ke Shih } 4043e3ec7017SPing-Ke Shih 4044e3ec7017SPing-Ke Shih void _rtw89_mac_bf_monitor_track(struct rtw89_dev *rtwdev) 4045e3ec7017SPing-Ke Shih { 4046e3ec7017SPing-Ke Shih struct rtw89_traffic_stats *stats = &rtwdev->stats; 4047e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif; 40481646ce8fSYe Guojin bool en = stats->tx_tfc_lv <= stats->rx_tfc_lv; 4049e3ec7017SPing-Ke Shih bool old = test_bit(RTW89_FLAG_BFEE_EN, rtwdev->flags); 4050e3ec7017SPing-Ke Shih 4051e3ec7017SPing-Ke Shih if (en == old) 4052e3ec7017SPing-Ke Shih return; 4053e3ec7017SPing-Ke Shih 4054e3ec7017SPing-Ke Shih rtw89_for_each_rtwvif(rtwdev, rtwvif) 4055e3ec7017SPing-Ke Shih rtw89_mac_bfee_ctrl(rtwdev, rtwvif->mac_idx, en); 4056e3ec7017SPing-Ke Shih } 4057e3ec7017SPing-Ke Shih 4058e3ec7017SPing-Ke Shih static int 4059e3ec7017SPing-Ke Shih __rtw89_mac_set_tx_time(struct rtw89_dev *rtwdev, struct rtw89_sta *rtwsta, 4060e3ec7017SPing-Ke Shih u32 tx_time) 4061e3ec7017SPing-Ke Shih { 4062e3ec7017SPing-Ke Shih #define MAC_AX_DFLT_TX_TIME 5280 4063e3ec7017SPing-Ke Shih u8 mac_idx = rtwsta->rtwvif->mac_idx; 4064e3ec7017SPing-Ke Shih u32 max_tx_time = tx_time == 0 ? MAC_AX_DFLT_TX_TIME : tx_time; 4065e3ec7017SPing-Ke Shih u32 reg; 4066e3ec7017SPing-Ke Shih int ret = 0; 4067e3ec7017SPing-Ke Shih 4068e3ec7017SPing-Ke Shih if (rtwsta->cctl_tx_time) { 4069e3ec7017SPing-Ke Shih rtwsta->ampdu_max_time = (max_tx_time - 512) >> 9; 4070e3ec7017SPing-Ke Shih ret = rtw89_fw_h2c_txtime_cmac_tbl(rtwdev, rtwsta); 4071e3ec7017SPing-Ke Shih } else { 4072e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, mac_idx, RTW89_CMAC_SEL); 4073e3ec7017SPing-Ke Shih if (ret) { 4074e3ec7017SPing-Ke Shih rtw89_warn(rtwdev, "failed to check cmac in set txtime\n"); 4075e3ec7017SPing-Ke Shih return ret; 4076e3ec7017SPing-Ke Shih } 4077e3ec7017SPing-Ke Shih 4078e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_AMPDU_AGG_LIMIT, mac_idx); 4079e3ec7017SPing-Ke Shih rtw89_write32_mask(rtwdev, reg, B_AX_AMPDU_MAX_TIME_MASK, 4080e3ec7017SPing-Ke Shih max_tx_time >> 5); 4081e3ec7017SPing-Ke Shih } 4082e3ec7017SPing-Ke Shih 4083e3ec7017SPing-Ke Shih return ret; 4084e3ec7017SPing-Ke Shih } 4085e3ec7017SPing-Ke Shih 4086e3ec7017SPing-Ke Shih int rtw89_mac_set_tx_time(struct rtw89_dev *rtwdev, struct rtw89_sta *rtwsta, 4087e3ec7017SPing-Ke Shih bool resume, u32 tx_time) 4088e3ec7017SPing-Ke Shih { 4089e3ec7017SPing-Ke Shih int ret = 0; 4090e3ec7017SPing-Ke Shih 4091e3ec7017SPing-Ke Shih if (!resume) { 4092e3ec7017SPing-Ke Shih rtwsta->cctl_tx_time = true; 4093e3ec7017SPing-Ke Shih ret = __rtw89_mac_set_tx_time(rtwdev, rtwsta, tx_time); 4094e3ec7017SPing-Ke Shih } else { 4095e3ec7017SPing-Ke Shih ret = __rtw89_mac_set_tx_time(rtwdev, rtwsta, tx_time); 4096e3ec7017SPing-Ke Shih rtwsta->cctl_tx_time = false; 4097e3ec7017SPing-Ke Shih } 4098e3ec7017SPing-Ke Shih 4099e3ec7017SPing-Ke Shih return ret; 4100e3ec7017SPing-Ke Shih } 4101e3ec7017SPing-Ke Shih 4102e3ec7017SPing-Ke Shih int rtw89_mac_get_tx_time(struct rtw89_dev *rtwdev, struct rtw89_sta *rtwsta, 4103e3ec7017SPing-Ke Shih u32 *tx_time) 4104e3ec7017SPing-Ke Shih { 4105e3ec7017SPing-Ke Shih u8 mac_idx = rtwsta->rtwvif->mac_idx; 4106e3ec7017SPing-Ke Shih u32 reg; 4107e3ec7017SPing-Ke Shih int ret = 0; 4108e3ec7017SPing-Ke Shih 4109e3ec7017SPing-Ke Shih if (rtwsta->cctl_tx_time) { 4110e3ec7017SPing-Ke Shih *tx_time = (rtwsta->ampdu_max_time + 1) << 9; 4111e3ec7017SPing-Ke Shih } else { 4112e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, mac_idx, RTW89_CMAC_SEL); 4113e3ec7017SPing-Ke Shih if (ret) { 4114e3ec7017SPing-Ke Shih rtw89_warn(rtwdev, "failed to check cmac in tx_time\n"); 4115e3ec7017SPing-Ke Shih return ret; 4116e3ec7017SPing-Ke Shih } 4117e3ec7017SPing-Ke Shih 4118e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_AMPDU_AGG_LIMIT, mac_idx); 4119e3ec7017SPing-Ke Shih *tx_time = rtw89_read32_mask(rtwdev, reg, B_AX_AMPDU_MAX_TIME_MASK) << 5; 4120e3ec7017SPing-Ke Shih } 4121e3ec7017SPing-Ke Shih 4122e3ec7017SPing-Ke Shih return ret; 4123e3ec7017SPing-Ke Shih } 4124e3ec7017SPing-Ke Shih 4125e3ec7017SPing-Ke Shih int rtw89_mac_set_tx_retry_limit(struct rtw89_dev *rtwdev, 4126e3ec7017SPing-Ke Shih struct rtw89_sta *rtwsta, 4127e3ec7017SPing-Ke Shih bool resume, u8 tx_retry) 4128e3ec7017SPing-Ke Shih { 4129e3ec7017SPing-Ke Shih int ret = 0; 4130e3ec7017SPing-Ke Shih 4131e3ec7017SPing-Ke Shih rtwsta->data_tx_cnt_lmt = tx_retry; 4132e3ec7017SPing-Ke Shih 4133e3ec7017SPing-Ke Shih if (!resume) { 4134e3ec7017SPing-Ke Shih rtwsta->cctl_tx_retry_limit = true; 4135e3ec7017SPing-Ke Shih ret = rtw89_fw_h2c_txtime_cmac_tbl(rtwdev, rtwsta); 4136e3ec7017SPing-Ke Shih } else { 4137e3ec7017SPing-Ke Shih ret = rtw89_fw_h2c_txtime_cmac_tbl(rtwdev, rtwsta); 4138e3ec7017SPing-Ke Shih rtwsta->cctl_tx_retry_limit = false; 4139e3ec7017SPing-Ke Shih } 4140e3ec7017SPing-Ke Shih 4141e3ec7017SPing-Ke Shih return ret; 4142e3ec7017SPing-Ke Shih } 4143e3ec7017SPing-Ke Shih 4144e3ec7017SPing-Ke Shih int rtw89_mac_get_tx_retry_limit(struct rtw89_dev *rtwdev, 4145e3ec7017SPing-Ke Shih struct rtw89_sta *rtwsta, u8 *tx_retry) 4146e3ec7017SPing-Ke Shih { 4147e3ec7017SPing-Ke Shih u8 mac_idx = rtwsta->rtwvif->mac_idx; 4148e3ec7017SPing-Ke Shih u32 reg; 4149e3ec7017SPing-Ke Shih int ret = 0; 4150e3ec7017SPing-Ke Shih 4151e3ec7017SPing-Ke Shih if (rtwsta->cctl_tx_retry_limit) { 4152e3ec7017SPing-Ke Shih *tx_retry = rtwsta->data_tx_cnt_lmt; 4153e3ec7017SPing-Ke Shih } else { 4154e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, mac_idx, RTW89_CMAC_SEL); 4155e3ec7017SPing-Ke Shih if (ret) { 4156e3ec7017SPing-Ke Shih rtw89_warn(rtwdev, "failed to check cmac in rty_lmt\n"); 4157e3ec7017SPing-Ke Shih return ret; 4158e3ec7017SPing-Ke Shih } 4159e3ec7017SPing-Ke Shih 4160e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_TXCNT, mac_idx); 4161e3ec7017SPing-Ke Shih *tx_retry = rtw89_read32_mask(rtwdev, reg, B_AX_L_TXCNT_LMT_MASK); 4162e3ec7017SPing-Ke Shih } 4163e3ec7017SPing-Ke Shih 4164e3ec7017SPing-Ke Shih return ret; 4165e3ec7017SPing-Ke Shih } 4166e3ec7017SPing-Ke Shih 4167e3ec7017SPing-Ke Shih int rtw89_mac_set_hw_muedca_ctrl(struct rtw89_dev *rtwdev, 4168e3ec7017SPing-Ke Shih struct rtw89_vif *rtwvif, bool en) 4169e3ec7017SPing-Ke Shih { 4170e3ec7017SPing-Ke Shih u8 mac_idx = rtwvif->mac_idx; 4171e3ec7017SPing-Ke Shih u16 set = B_AX_MUEDCA_EN_0 | B_AX_SET_MUEDCATIMER_TF_0; 4172e3ec7017SPing-Ke Shih u32 reg; 4173e3ec7017SPing-Ke Shih u32 ret; 4174e3ec7017SPing-Ke Shih 4175e3ec7017SPing-Ke Shih ret = rtw89_mac_check_mac_en(rtwdev, mac_idx, RTW89_CMAC_SEL); 4176e3ec7017SPing-Ke Shih if (ret) 4177e3ec7017SPing-Ke Shih return ret; 4178e3ec7017SPing-Ke Shih 4179e3ec7017SPing-Ke Shih reg = rtw89_mac_reg_by_idx(R_AX_MUEDCA_EN, mac_idx); 4180e3ec7017SPing-Ke Shih if (en) 4181e3ec7017SPing-Ke Shih rtw89_write16_set(rtwdev, reg, set); 4182e3ec7017SPing-Ke Shih else 4183e3ec7017SPing-Ke Shih rtw89_write16_clr(rtwdev, reg, set); 4184e3ec7017SPing-Ke Shih 4185e3ec7017SPing-Ke Shih return 0; 4186e3ec7017SPing-Ke Shih } 41872a7e54dbSPing-Ke Shih 41882a7e54dbSPing-Ke Shih int rtw89_mac_write_xtal_si(struct rtw89_dev *rtwdev, u8 offset, u8 val, u8 mask) 41892a7e54dbSPing-Ke Shih { 41902a7e54dbSPing-Ke Shih u32 val32; 41912a7e54dbSPing-Ke Shih int ret; 41922a7e54dbSPing-Ke Shih 41932a7e54dbSPing-Ke Shih val32 = FIELD_PREP(B_AX_WL_XTAL_SI_ADDR_MASK, offset) | 41942a7e54dbSPing-Ke Shih FIELD_PREP(B_AX_WL_XTAL_SI_DATA_MASK, val) | 41952a7e54dbSPing-Ke Shih FIELD_PREP(B_AX_WL_XTAL_SI_BITMASK_MASK, mask) | 41962a7e54dbSPing-Ke Shih FIELD_PREP(B_AX_WL_XTAL_SI_MODE_MASK, XTAL_SI_NORMAL_WRITE) | 41972a7e54dbSPing-Ke Shih FIELD_PREP(B_AX_WL_XTAL_SI_CMD_POLL, 1); 41982a7e54dbSPing-Ke Shih rtw89_write32(rtwdev, R_AX_WLAN_XTAL_SI_CTRL, val32); 41992a7e54dbSPing-Ke Shih 42002a7e54dbSPing-Ke Shih ret = read_poll_timeout(rtw89_read32, val32, !(val32 & B_AX_WL_XTAL_SI_CMD_POLL), 42012a7e54dbSPing-Ke Shih 50, 50000, false, rtwdev, R_AX_WLAN_XTAL_SI_CTRL); 42022a7e54dbSPing-Ke Shih if (ret) { 42032a7e54dbSPing-Ke Shih rtw89_warn(rtwdev, "xtal si not ready(W): offset=%x val=%x mask=%x\n", 42042a7e54dbSPing-Ke Shih offset, val, mask); 42052a7e54dbSPing-Ke Shih return ret; 42062a7e54dbSPing-Ke Shih } 42072a7e54dbSPing-Ke Shih 42082a7e54dbSPing-Ke Shih return 0; 42092a7e54dbSPing-Ke Shih } 42102a7e54dbSPing-Ke Shih EXPORT_SYMBOL(rtw89_mac_write_xtal_si); 4211bdfbf06cSPing-Ke Shih 4212bdfbf06cSPing-Ke Shih int rtw89_mac_read_xtal_si(struct rtw89_dev *rtwdev, u8 offset, u8 *val) 4213bdfbf06cSPing-Ke Shih { 4214bdfbf06cSPing-Ke Shih u32 val32; 4215bdfbf06cSPing-Ke Shih int ret; 4216bdfbf06cSPing-Ke Shih 4217bdfbf06cSPing-Ke Shih val32 = FIELD_PREP(B_AX_WL_XTAL_SI_ADDR_MASK, offset) | 4218bdfbf06cSPing-Ke Shih FIELD_PREP(B_AX_WL_XTAL_SI_DATA_MASK, 0x00) | 4219bdfbf06cSPing-Ke Shih FIELD_PREP(B_AX_WL_XTAL_SI_BITMASK_MASK, 0x00) | 4220bdfbf06cSPing-Ke Shih FIELD_PREP(B_AX_WL_XTAL_SI_MODE_MASK, XTAL_SI_NORMAL_READ) | 4221bdfbf06cSPing-Ke Shih FIELD_PREP(B_AX_WL_XTAL_SI_CMD_POLL, 1); 4222bdfbf06cSPing-Ke Shih rtw89_write32(rtwdev, R_AX_WLAN_XTAL_SI_CTRL, val32); 4223bdfbf06cSPing-Ke Shih 4224bdfbf06cSPing-Ke Shih ret = read_poll_timeout(rtw89_read32, val32, !(val32 & B_AX_WL_XTAL_SI_CMD_POLL), 4225bdfbf06cSPing-Ke Shih 50, 50000, false, rtwdev, R_AX_WLAN_XTAL_SI_CTRL); 4226bdfbf06cSPing-Ke Shih if (ret) { 4227bdfbf06cSPing-Ke Shih rtw89_warn(rtwdev, "xtal si not ready(R): offset=%x\n", offset); 4228bdfbf06cSPing-Ke Shih return ret; 4229bdfbf06cSPing-Ke Shih } 4230bdfbf06cSPing-Ke Shih 4231bdfbf06cSPing-Ke Shih *val = rtw89_read8(rtwdev, R_AX_WLAN_XTAL_SI_CTRL + 1); 4232bdfbf06cSPing-Ke Shih 4233bdfbf06cSPing-Ke Shih return 0; 4234bdfbf06cSPing-Ke Shih } 4235