1 // SPDX-License-Identifier: GPL-2.0 2 3 /* Copyright (C) 2022-2024 Linaro Ltd. */ 4 5 #include <linux/array_size.h> 6 #include <linux/bits.h> 7 #include <linux/types.h> 8 9 #include "../ipa_reg.h" 10 #include "../ipa_version.h" 11 12 static const u32 reg_comp_cfg_fmask[] = { 13 /* Bit 0 reserved */ 14 [GSI_SNOC_BYPASS_DIS] = BIT(1), 15 [GEN_QMB_0_SNOC_BYPASS_DIS] = BIT(2), 16 [GEN_QMB_1_SNOC_BYPASS_DIS] = BIT(3), 17 /* Bit 4 reserved */ 18 [IPA_QMB_SELECT_CONS_EN] = BIT(5), 19 [IPA_QMB_SELECT_PROD_EN] = BIT(6), 20 [GSI_MULTI_INORDER_RD_DIS] = BIT(7), 21 [GSI_MULTI_INORDER_WR_DIS] = BIT(8), 22 [GEN_QMB_0_MULTI_INORDER_RD_DIS] = BIT(9), 23 [GEN_QMB_1_MULTI_INORDER_RD_DIS] = BIT(10), 24 [GEN_QMB_0_MULTI_INORDER_WR_DIS] = BIT(11), 25 [GEN_QMB_1_MULTI_INORDER_WR_DIS] = BIT(12), 26 [GEN_QMB_0_SNOC_CNOC_LOOP_PROT_DIS] = BIT(13), 27 [GSI_SNOC_CNOC_LOOP_PROT_DISABLE] = BIT(14), 28 [GSI_MULTI_AXI_MASTERS_DIS] = BIT(15), 29 [IPA_QMB_SELECT_GLOBAL_EN] = BIT(16), 30 [ATOMIC_FETCHER_ARB_LOCK_DIS] = GENMASK(20, 17), 31 [FULL_FLUSH_WAIT_RS_CLOSURE_EN] = BIT(21), 32 /* Bits 22-31 reserved */ 33 }; 34 35 REG_FIELDS(COMP_CFG, comp_cfg, 0x0000003c); 36 37 static const u32 reg_clkon_cfg_fmask[] = { 38 [CLKON_RX] = BIT(0), 39 [CLKON_PROC] = BIT(1), 40 [TX_WRAPPER] = BIT(2), 41 [CLKON_MISC] = BIT(3), 42 [RAM_ARB] = BIT(4), 43 [FTCH_HPS] = BIT(5), 44 [FTCH_DPS] = BIT(6), 45 [CLKON_HPS] = BIT(7), 46 [CLKON_DPS] = BIT(8), 47 [RX_HPS_CMDQS] = BIT(9), 48 [HPS_DPS_CMDQS] = BIT(10), 49 [DPS_TX_CMDQS] = BIT(11), 50 [RSRC_MNGR] = BIT(12), 51 [CTX_HANDLER] = BIT(13), 52 [ACK_MNGR] = BIT(14), 53 [D_DCPH] = BIT(15), 54 [H_DCPH] = BIT(16), 55 [CLKON_DCMP] = BIT(17), 56 [NTF_TX_CMDQS] = BIT(18), 57 [CLKON_TX_0] = BIT(19), 58 [CLKON_TX_1] = BIT(20), 59 [CLKON_FNR] = BIT(21), 60 [QSB2AXI_CMDQ_L] = BIT(22), 61 [AGGR_WRAPPER] = BIT(23), 62 [RAM_SLAVEWAY] = BIT(24), 63 [CLKON_QMB] = BIT(25), 64 [WEIGHT_ARB] = BIT(26), 65 [GSI_IF] = BIT(27), 66 [CLKON_GLOBAL] = BIT(28), 67 [GLOBAL_2X_CLK] = BIT(29), 68 [DPL_FIFO] = BIT(30), 69 /* Bit 31 reserved */ 70 }; 71 72 REG_FIELDS(CLKON_CFG, clkon_cfg, 0x00000044); 73 74 static const u32 reg_route_fmask[] = { 75 [ROUTE_DIS] = BIT(0), 76 [ROUTE_DEF_PIPE] = GENMASK(5, 1), 77 [ROUTE_DEF_HDR_TABLE] = BIT(6), 78 [ROUTE_DEF_HDR_OFST] = GENMASK(16, 7), 79 [ROUTE_FRAG_DEF_PIPE] = GENMASK(21, 17), 80 /* Bits 22-23 reserved */ 81 [ROUTE_DEF_RETAIN_HDR] = BIT(24), 82 /* Bits 25-31 reserved */ 83 }; 84 85 REG_FIELDS(ROUTE, route, 0x00000048); 86 87 static const u32 reg_shared_mem_size_fmask[] = { 88 [MEM_SIZE] = GENMASK(15, 0), 89 [MEM_BADDR] = GENMASK(31, 16), 90 }; 91 92 REG_FIELDS(SHARED_MEM_SIZE, shared_mem_size, 0x00000054); 93 94 static const u32 reg_qsb_max_writes_fmask[] = { 95 [GEN_QMB_0_MAX_WRITES] = GENMASK(3, 0), 96 [GEN_QMB_1_MAX_WRITES] = GENMASK(7, 4), 97 /* Bits 8-31 reserved */ 98 }; 99 100 REG_FIELDS(QSB_MAX_WRITES, qsb_max_writes, 0x00000074); 101 102 static const u32 reg_qsb_max_reads_fmask[] = { 103 [GEN_QMB_0_MAX_READS] = GENMASK(3, 0), 104 [GEN_QMB_1_MAX_READS] = GENMASK(7, 4), 105 /* Bits 8-15 reserved */ 106 [GEN_QMB_0_MAX_READS_BEATS] = GENMASK(23, 16), 107 [GEN_QMB_1_MAX_READS_BEATS] = GENMASK(31, 24), 108 }; 109 110 REG_FIELDS(QSB_MAX_READS, qsb_max_reads, 0x00000078); 111 112 static const u32 reg_filt_rout_hash_en_fmask[] = { 113 [IPV6_ROUTER_HASH] = BIT(0), 114 /* Bits 1-3 reserved */ 115 [IPV6_FILTER_HASH] = BIT(4), 116 /* Bits 5-7 reserved */ 117 [IPV4_ROUTER_HASH] = BIT(8), 118 /* Bits 9-11 reserved */ 119 [IPV4_FILTER_HASH] = BIT(12), 120 /* Bits 13-31 reserved */ 121 }; 122 123 REG_FIELDS(FILT_ROUT_HASH_EN, filt_rout_hash_en, 0x0000148); 124 125 static const u32 reg_filt_rout_hash_flush_fmask[] = { 126 [IPV6_ROUTER_HASH] = BIT(0), 127 /* Bits 1-3 reserved */ 128 [IPV6_FILTER_HASH] = BIT(4), 129 /* Bits 5-7 reserved */ 130 [IPV4_ROUTER_HASH] = BIT(8), 131 /* Bits 9-11 reserved */ 132 [IPV4_FILTER_HASH] = BIT(12), 133 /* Bits 13-31 reserved */ 134 }; 135 136 REG_FIELDS(FILT_ROUT_HASH_FLUSH, filt_rout_hash_flush, 0x000014c); 137 138 /* Valid bits defined by ipa->available */ 139 REG_STRIDE(STATE_AGGR_ACTIVE, state_aggr_active, 0x000000b4, 0x0004); 140 141 static const u32 reg_local_pkt_proc_cntxt_fmask[] = { 142 [IPA_BASE_ADDR] = GENMASK(17, 0), 143 /* Bits 18-31 reserved */ 144 }; 145 146 /* Offset must be a multiple of 8 */ 147 REG_FIELDS(LOCAL_PKT_PROC_CNTXT, local_pkt_proc_cntxt, 0x000001e8); 148 149 /* Valid bits defined by ipa->available */ 150 REG_STRIDE(AGGR_FORCE_CLOSE, aggr_force_close, 0x000001ec, 0x0004); 151 152 static const u32 reg_ipa_tx_cfg_fmask[] = { 153 /* Bits 0-1 reserved */ 154 [PREFETCH_ALMOST_EMPTY_SIZE_TX0] = GENMASK(5, 2), 155 [DMAW_SCND_OUTSD_PRED_THRESHOLD] = GENMASK(9, 6), 156 [DMAW_SCND_OUTSD_PRED_EN] = BIT(10), 157 [DMAW_MAX_BEATS_256_DIS] = BIT(11), 158 [PA_MASK_EN] = BIT(12), 159 [PREFETCH_ALMOST_EMPTY_SIZE_TX1] = GENMASK(16, 13), 160 [DUAL_TX_ENABLE] = BIT(17), 161 /* Bits 18-31 reserved */ 162 }; 163 164 REG_FIELDS(IPA_TX_CFG, ipa_tx_cfg, 0x000001fc); 165 166 static const u32 reg_flavor_0_fmask[] = { 167 [MAX_PIPES] = GENMASK(3, 0), 168 /* Bits 4-7 reserved */ 169 [MAX_CONS_PIPES] = GENMASK(12, 8), 170 /* Bits 13-15 reserved */ 171 [MAX_PROD_PIPES] = GENMASK(20, 16), 172 /* Bits 21-23 reserved */ 173 [PROD_LOWEST] = GENMASK(27, 24), 174 /* Bits 28-31 reserved */ 175 }; 176 177 REG_FIELDS(FLAVOR_0, flavor_0, 0x00000210); 178 179 static const u32 reg_idle_indication_cfg_fmask[] = { 180 [ENTER_IDLE_DEBOUNCE_THRESH] = GENMASK(15, 0), 181 [CONST_NON_IDLE_ENABLE] = BIT(16), 182 /* Bits 17-31 reserved */ 183 }; 184 185 REG_FIELDS(IDLE_INDICATION_CFG, idle_indication_cfg, 0x00000240); 186 187 static const u32 reg_qtime_timestamp_cfg_fmask[] = { 188 [DPL_TIMESTAMP_LSB] = GENMASK(4, 0), 189 /* Bits 5-6 reserved */ 190 [DPL_TIMESTAMP_SEL] = BIT(7), 191 [TAG_TIMESTAMP_LSB] = GENMASK(12, 8), 192 /* Bits 13-15 reserved */ 193 [NAT_TIMESTAMP_LSB] = GENMASK(20, 16), 194 /* Bits 21-31 reserved */ 195 }; 196 197 REG_FIELDS(QTIME_TIMESTAMP_CFG, qtime_timestamp_cfg, 0x0000024c); 198 199 static const u32 reg_timers_xo_clk_div_cfg_fmask[] = { 200 [DIV_VALUE] = GENMASK(8, 0), 201 /* Bits 9-30 reserved */ 202 [DIV_ENABLE] = BIT(31), 203 }; 204 205 REG_FIELDS(TIMERS_XO_CLK_DIV_CFG, timers_xo_clk_div_cfg, 0x00000250); 206 207 static const u32 reg_timers_pulse_gran_cfg_fmask[] = { 208 [PULSE_GRAN_0] = GENMASK(2, 0), 209 [PULSE_GRAN_1] = GENMASK(5, 3), 210 [PULSE_GRAN_2] = GENMASK(8, 6), 211 }; 212 213 REG_FIELDS(TIMERS_PULSE_GRAN_CFG, timers_pulse_gran_cfg, 0x00000254); 214 215 static const u32 reg_src_rsrc_grp_01_rsrc_type_fmask[] = { 216 [X_MIN_LIM] = GENMASK(5, 0), 217 /* Bits 6-7 reserved */ 218 [X_MAX_LIM] = GENMASK(13, 8), 219 /* Bits 14-15 reserved */ 220 [Y_MIN_LIM] = GENMASK(21, 16), 221 /* Bits 22-23 reserved */ 222 [Y_MAX_LIM] = GENMASK(29, 24), 223 /* Bits 30-31 reserved */ 224 }; 225 226 REG_STRIDE_FIELDS(SRC_RSRC_GRP_01_RSRC_TYPE, src_rsrc_grp_01_rsrc_type, 227 0x00000400, 0x0020); 228 229 static const u32 reg_src_rsrc_grp_23_rsrc_type_fmask[] = { 230 [X_MIN_LIM] = GENMASK(5, 0), 231 /* Bits 6-7 reserved */ 232 [X_MAX_LIM] = GENMASK(13, 8), 233 /* Bits 14-15 reserved */ 234 [Y_MIN_LIM] = GENMASK(21, 16), 235 /* Bits 22-23 reserved */ 236 [Y_MAX_LIM] = GENMASK(29, 24), 237 /* Bits 30-31 reserved */ 238 }; 239 240 REG_STRIDE_FIELDS(SRC_RSRC_GRP_23_RSRC_TYPE, src_rsrc_grp_23_rsrc_type, 241 0x00000404, 0x0020); 242 243 static const u32 reg_src_rsrc_grp_45_rsrc_type_fmask[] = { 244 [X_MIN_LIM] = GENMASK(5, 0), 245 /* Bits 6-7 reserved */ 246 [X_MAX_LIM] = GENMASK(13, 8), 247 /* Bits 14-15 reserved */ 248 [Y_MIN_LIM] = GENMASK(21, 16), 249 /* Bits 22-23 reserved */ 250 [Y_MAX_LIM] = GENMASK(29, 24), 251 /* Bits 30-31 reserved */ 252 }; 253 254 REG_STRIDE_FIELDS(SRC_RSRC_GRP_45_RSRC_TYPE, src_rsrc_grp_45_rsrc_type, 255 0x00000408, 0x0020); 256 257 static const u32 reg_dst_rsrc_grp_01_rsrc_type_fmask[] = { 258 [X_MIN_LIM] = GENMASK(5, 0), 259 /* Bits 6-7 reserved */ 260 [X_MAX_LIM] = GENMASK(13, 8), 261 /* Bits 14-15 reserved */ 262 [Y_MIN_LIM] = GENMASK(21, 16), 263 /* Bits 22-23 reserved */ 264 [Y_MAX_LIM] = GENMASK(29, 24), 265 /* Bits 30-31 reserved */ 266 }; 267 268 REG_STRIDE_FIELDS(DST_RSRC_GRP_01_RSRC_TYPE, dst_rsrc_grp_01_rsrc_type, 269 0x00000500, 0x0020); 270 271 static const u32 reg_dst_rsrc_grp_23_rsrc_type_fmask[] = { 272 [X_MIN_LIM] = GENMASK(5, 0), 273 /* Bits 6-7 reserved */ 274 [X_MAX_LIM] = GENMASK(13, 8), 275 /* Bits 14-15 reserved */ 276 [Y_MIN_LIM] = GENMASK(21, 16), 277 /* Bits 22-23 reserved */ 278 [Y_MAX_LIM] = GENMASK(29, 24), 279 /* Bits 30-31 reserved */ 280 }; 281 282 REG_STRIDE_FIELDS(DST_RSRC_GRP_23_RSRC_TYPE, dst_rsrc_grp_23_rsrc_type, 283 0x00000504, 0x0020); 284 285 static const u32 reg_dst_rsrc_grp_45_rsrc_type_fmask[] = { 286 [X_MIN_LIM] = GENMASK(5, 0), 287 /* Bits 6-7 reserved */ 288 [X_MAX_LIM] = GENMASK(13, 8), 289 /* Bits 14-15 reserved */ 290 [Y_MIN_LIM] = GENMASK(21, 16), 291 /* Bits 22-23 reserved */ 292 [Y_MAX_LIM] = GENMASK(29, 24), 293 /* Bits 30-31 reserved */ 294 }; 295 296 REG_STRIDE_FIELDS(DST_RSRC_GRP_45_RSRC_TYPE, dst_rsrc_grp_45_rsrc_type, 297 0x00000508, 0x0020); 298 299 static const u32 reg_endp_init_cfg_fmask[] = { 300 [FRAG_OFFLOAD_EN] = BIT(0), 301 [CS_OFFLOAD_EN] = GENMASK(2, 1), 302 [CS_METADATA_HDR_OFFSET] = GENMASK(6, 3), 303 /* Bit 7 reserved */ 304 [CS_GEN_QMB_MASTER_SEL] = BIT(8), 305 /* Bits 9-31 reserved */ 306 }; 307 308 REG_STRIDE_FIELDS(ENDP_INIT_CFG, endp_init_cfg, 0x00000808, 0x0070); 309 310 static const u32 reg_endp_init_nat_fmask[] = { 311 [NAT_EN] = GENMASK(1, 0), 312 /* Bits 2-31 reserved */ 313 }; 314 315 REG_STRIDE_FIELDS(ENDP_INIT_NAT, endp_init_nat, 0x0000080c, 0x0070); 316 317 static const u32 reg_endp_init_hdr_fmask[] = { 318 [HDR_LEN] = GENMASK(5, 0), 319 [HDR_OFST_METADATA_VALID] = BIT(6), 320 [HDR_OFST_METADATA] = GENMASK(12, 7), 321 [HDR_ADDITIONAL_CONST_LEN] = GENMASK(18, 13), 322 [HDR_OFST_PKT_SIZE_VALID] = BIT(19), 323 [HDR_OFST_PKT_SIZE] = GENMASK(25, 20), 324 [HDR_A5_MUX] = BIT(26), 325 [HDR_LEN_INC_DEAGG_HDR] = BIT(27), 326 [HDR_LEN_MSB] = GENMASK(29, 28), 327 [HDR_OFST_METADATA_MSB] = GENMASK(31, 30), 328 }; 329 330 REG_STRIDE_FIELDS(ENDP_INIT_HDR, endp_init_hdr, 0x00000810, 0x0070); 331 332 static const u32 reg_endp_init_hdr_ext_fmask[] = { 333 [HDR_ENDIANNESS] = BIT(0), 334 [HDR_TOTAL_LEN_OR_PAD_VALID] = BIT(1), 335 [HDR_TOTAL_LEN_OR_PAD] = BIT(2), 336 [HDR_PAYLOAD_LEN_INC_PADDING] = BIT(3), 337 [HDR_TOTAL_LEN_OR_PAD_OFFSET] = GENMASK(9, 4), 338 [HDR_PAD_TO_ALIGNMENT] = GENMASK(13, 10), 339 /* Bits 14-15 reserved */ 340 [HDR_TOTAL_LEN_OR_PAD_OFFSET_MSB] = GENMASK(17, 16), 341 [HDR_OFST_PKT_SIZE_MSB] = GENMASK(19, 18), 342 [HDR_ADDITIONAL_CONST_LEN_MSB] = GENMASK(21, 20), 343 /* Bits 22-31 reserved */ 344 }; 345 346 REG_STRIDE_FIELDS(ENDP_INIT_HDR_EXT, endp_init_hdr_ext, 0x00000814, 0x0070); 347 348 REG_STRIDE(ENDP_INIT_HDR_METADATA_MASK, endp_init_hdr_metadata_mask, 349 0x00000818, 0x0070); 350 351 static const u32 reg_endp_init_mode_fmask[] = { 352 [ENDP_MODE] = GENMASK(2, 0), 353 [DCPH_ENABLE] = BIT(3), 354 [DEST_PIPE_INDEX] = GENMASK(8, 4), 355 /* Bits 9-11 reserved */ 356 [BYTE_THRESHOLD] = GENMASK(27, 12), 357 [PIPE_REPLICATION_EN] = BIT(28), 358 [PAD_EN] = BIT(29), 359 /* Bits 30-31 reserved */ 360 }; 361 362 REG_STRIDE_FIELDS(ENDP_INIT_MODE, endp_init_mode, 0x00000820, 0x0070); 363 364 static const u32 reg_endp_init_aggr_fmask[] = { 365 [AGGR_EN] = GENMASK(1, 0), 366 [AGGR_TYPE] = GENMASK(4, 2), 367 [BYTE_LIMIT] = GENMASK(10, 5), 368 /* Bit 11 reserved */ 369 [TIME_LIMIT] = GENMASK(16, 12), 370 [PKT_LIMIT] = GENMASK(22, 17), 371 [SW_EOF_ACTIVE] = BIT(23), 372 [FORCE_CLOSE] = BIT(24), 373 /* Bit 25 reserved */ 374 [HARD_BYTE_LIMIT_EN] = BIT(26), 375 [AGGR_GRAN_SEL] = BIT(27), 376 /* Bits 28-31 reserved */ 377 }; 378 379 REG_STRIDE_FIELDS(ENDP_INIT_AGGR, endp_init_aggr, 0x00000824, 0x0070); 380 381 static const u32 reg_endp_init_hol_block_en_fmask[] = { 382 [HOL_BLOCK_EN] = BIT(0), 383 /* Bits 1-31 reserved */ 384 }; 385 386 REG_STRIDE_FIELDS(ENDP_INIT_HOL_BLOCK_EN, endp_init_hol_block_en, 387 0x0000082c, 0x0070); 388 389 static const u32 reg_endp_init_hol_block_timer_fmask[] = { 390 [TIMER_LIMIT] = GENMASK(4, 0), 391 /* Bits 5-7 reserved */ 392 [TIMER_GRAN_SEL] = BIT(8), 393 /* Bits 9-31 reserved */ 394 }; 395 396 REG_STRIDE_FIELDS(ENDP_INIT_HOL_BLOCK_TIMER, endp_init_hol_block_timer, 397 0x00000830, 0x0070); 398 399 static const u32 reg_endp_init_deaggr_fmask[] = { 400 [DEAGGR_HDR_LEN] = GENMASK(5, 0), 401 [SYSPIPE_ERR_DETECTION] = BIT(6), 402 [PACKET_OFFSET_VALID] = BIT(7), 403 [PACKET_OFFSET_LOCATION] = GENMASK(13, 8), 404 [IGNORE_MIN_PKT_ERR] = BIT(14), 405 /* Bit 15 reserved */ 406 [MAX_PACKET_LEN] = GENMASK(31, 16), 407 }; 408 409 REG_STRIDE_FIELDS(ENDP_INIT_DEAGGR, endp_init_deaggr, 0x00000834, 0x0070); 410 411 static const u32 reg_endp_init_rsrc_grp_fmask[] = { 412 [ENDP_RSRC_GRP] = GENMASK(2, 0), 413 /* Bits 3-31 reserved */ 414 }; 415 416 REG_STRIDE_FIELDS(ENDP_INIT_RSRC_GRP, endp_init_rsrc_grp, 0x00000838, 0x0070); 417 418 static const u32 reg_endp_init_seq_fmask[] = { 419 [SEQ_TYPE] = GENMASK(7, 0), 420 /* Bits 8-31 reserved */ 421 }; 422 423 REG_STRIDE_FIELDS(ENDP_INIT_SEQ, endp_init_seq, 0x0000083c, 0x0070); 424 425 static const u32 reg_endp_status_fmask[] = { 426 [STATUS_EN] = BIT(0), 427 [STATUS_ENDP] = GENMASK(5, 1), 428 /* Bits 6-8 reserved */ 429 [STATUS_PKT_SUPPRESS] = BIT(9), 430 /* Bits 10-31 reserved */ 431 }; 432 433 REG_STRIDE_FIELDS(ENDP_STATUS, endp_status, 0x00000840, 0x0070); 434 435 static const u32 reg_endp_filter_router_hsh_cfg_fmask[] = { 436 [FILTER_HASH_MSK_SRC_ID] = BIT(0), 437 [FILTER_HASH_MSK_SRC_IP] = BIT(1), 438 [FILTER_HASH_MSK_DST_IP] = BIT(2), 439 [FILTER_HASH_MSK_SRC_PORT] = BIT(3), 440 [FILTER_HASH_MSK_DST_PORT] = BIT(4), 441 [FILTER_HASH_MSK_PROTOCOL] = BIT(5), 442 [FILTER_HASH_MSK_METADATA] = BIT(6), 443 [FILTER_HASH_MSK_ALL] = GENMASK(6, 0), 444 /* Bits 7-15 reserved */ 445 [ROUTER_HASH_MSK_SRC_ID] = BIT(16), 446 [ROUTER_HASH_MSK_SRC_IP] = BIT(17), 447 [ROUTER_HASH_MSK_DST_IP] = BIT(18), 448 [ROUTER_HASH_MSK_SRC_PORT] = BIT(19), 449 [ROUTER_HASH_MSK_DST_PORT] = BIT(20), 450 [ROUTER_HASH_MSK_PROTOCOL] = BIT(21), 451 [ROUTER_HASH_MSK_METADATA] = BIT(22), 452 [ROUTER_HASH_MSK_ALL] = GENMASK(22, 16), 453 /* Bits 23-31 reserved */ 454 }; 455 456 REG_STRIDE_FIELDS(ENDP_FILTER_ROUTER_HSH_CFG, endp_filter_router_hsh_cfg, 457 0x0000085c, 0x0070); 458 459 /* Valid bits defined by enum ipa_irq_id; only used for GSI_EE_AP */ 460 REG(IPA_IRQ_STTS, ipa_irq_stts, 0x00003008 + 0x1000 * GSI_EE_AP); 461 462 /* Valid bits defined by enum ipa_irq_id; only used for GSI_EE_AP */ 463 REG(IPA_IRQ_EN, ipa_irq_en, 0x0000300c + 0x1000 * GSI_EE_AP); 464 465 /* Valid bits defined by enum ipa_irq_id; only used for GSI_EE_AP */ 466 REG(IPA_IRQ_CLR, ipa_irq_clr, 0x00003010 + 0x1000 * GSI_EE_AP); 467 468 static const u32 reg_ipa_irq_uc_fmask[] = { 469 [UC_INTR] = BIT(0), 470 /* Bits 1-31 reserved */ 471 }; 472 473 REG_FIELDS(IPA_IRQ_UC, ipa_irq_uc, 0x0000301c + 0x1000 * GSI_EE_AP); 474 475 /* Valid bits defined by ipa->available */ 476 REG_STRIDE(IRQ_SUSPEND_INFO, irq_suspend_info, 477 0x00003030 + 0x1000 * GSI_EE_AP, 0x0004); 478 479 /* Valid bits defined by ipa->available */ 480 REG_STRIDE(IRQ_SUSPEND_EN, irq_suspend_en, 481 0x00003034 + 0x1000 * GSI_EE_AP, 0x0004); 482 483 /* Valid bits defined by ipa->available */ 484 REG_STRIDE(IRQ_SUSPEND_CLR, irq_suspend_clr, 485 0x00003038 + 0x1000 * GSI_EE_AP, 0x0004); 486 487 static const struct reg *reg_array[] = { 488 [COMP_CFG] = ®_comp_cfg, 489 [CLKON_CFG] = ®_clkon_cfg, 490 [ROUTE] = ®_route, 491 [SHARED_MEM_SIZE] = ®_shared_mem_size, 492 [QSB_MAX_WRITES] = ®_qsb_max_writes, 493 [QSB_MAX_READS] = ®_qsb_max_reads, 494 [FILT_ROUT_HASH_EN] = ®_filt_rout_hash_en, 495 [FILT_ROUT_HASH_FLUSH] = ®_filt_rout_hash_flush, 496 [STATE_AGGR_ACTIVE] = ®_state_aggr_active, 497 [LOCAL_PKT_PROC_CNTXT] = ®_local_pkt_proc_cntxt, 498 [AGGR_FORCE_CLOSE] = ®_aggr_force_close, 499 [IPA_TX_CFG] = ®_ipa_tx_cfg, 500 [FLAVOR_0] = ®_flavor_0, 501 [IDLE_INDICATION_CFG] = ®_idle_indication_cfg, 502 [QTIME_TIMESTAMP_CFG] = ®_qtime_timestamp_cfg, 503 [TIMERS_XO_CLK_DIV_CFG] = ®_timers_xo_clk_div_cfg, 504 [TIMERS_PULSE_GRAN_CFG] = ®_timers_pulse_gran_cfg, 505 [SRC_RSRC_GRP_01_RSRC_TYPE] = ®_src_rsrc_grp_01_rsrc_type, 506 [SRC_RSRC_GRP_23_RSRC_TYPE] = ®_src_rsrc_grp_23_rsrc_type, 507 [SRC_RSRC_GRP_45_RSRC_TYPE] = ®_src_rsrc_grp_45_rsrc_type, 508 [DST_RSRC_GRP_01_RSRC_TYPE] = ®_dst_rsrc_grp_01_rsrc_type, 509 [DST_RSRC_GRP_23_RSRC_TYPE] = ®_dst_rsrc_grp_23_rsrc_type, 510 [DST_RSRC_GRP_45_RSRC_TYPE] = ®_dst_rsrc_grp_45_rsrc_type, 511 [ENDP_INIT_CFG] = ®_endp_init_cfg, 512 [ENDP_INIT_NAT] = ®_endp_init_nat, 513 [ENDP_INIT_HDR] = ®_endp_init_hdr, 514 [ENDP_INIT_HDR_EXT] = ®_endp_init_hdr_ext, 515 [ENDP_INIT_HDR_METADATA_MASK] = ®_endp_init_hdr_metadata_mask, 516 [ENDP_INIT_MODE] = ®_endp_init_mode, 517 [ENDP_INIT_AGGR] = ®_endp_init_aggr, 518 [ENDP_INIT_HOL_BLOCK_EN] = ®_endp_init_hol_block_en, 519 [ENDP_INIT_HOL_BLOCK_TIMER] = ®_endp_init_hol_block_timer, 520 [ENDP_INIT_DEAGGR] = ®_endp_init_deaggr, 521 [ENDP_INIT_RSRC_GRP] = ®_endp_init_rsrc_grp, 522 [ENDP_INIT_SEQ] = ®_endp_init_seq, 523 [ENDP_STATUS] = ®_endp_status, 524 [ENDP_FILTER_ROUTER_HSH_CFG] = ®_endp_filter_router_hsh_cfg, 525 [IPA_IRQ_STTS] = ®_ipa_irq_stts, 526 [IPA_IRQ_EN] = ®_ipa_irq_en, 527 [IPA_IRQ_CLR] = ®_ipa_irq_clr, 528 [IPA_IRQ_UC] = ®_ipa_irq_uc, 529 [IRQ_SUSPEND_INFO] = ®_irq_suspend_info, 530 [IRQ_SUSPEND_EN] = ®_irq_suspend_en, 531 [IRQ_SUSPEND_CLR] = ®_irq_suspend_clr, 532 }; 533 534 const struct regs ipa_regs_v4_5 = { 535 .reg_count = ARRAY_SIZE(reg_array), 536 .reg = reg_array, 537 }; 538