1*c1024049SMauro Carvalho Chehab /* SPDX-License-Identifier: GPL-2.0-only */
2*c1024049SMauro Carvalho Chehab /*
3*c1024049SMauro Carvalho Chehab * Register definition file for s3c24xx/s3c64xx SoC CAMIF driver
4*c1024049SMauro Carvalho Chehab *
5*c1024049SMauro Carvalho Chehab * Copyright (C) 2012 Sylwester Nawrocki <sylvester.nawrocki@gmail.com>
6*c1024049SMauro Carvalho Chehab * Copyright (C) 2012 Tomasz Figa <tomasz.figa@gmail.com>
7*c1024049SMauro Carvalho Chehab */
8*c1024049SMauro Carvalho Chehab
9*c1024049SMauro Carvalho Chehab #ifndef CAMIF_REGS_H_
10*c1024049SMauro Carvalho Chehab #define CAMIF_REGS_H_
11*c1024049SMauro Carvalho Chehab
12*c1024049SMauro Carvalho Chehab #include <linux/bitops.h>
13*c1024049SMauro Carvalho Chehab
14*c1024049SMauro Carvalho Chehab #include "camif-core.h"
15*c1024049SMauro Carvalho Chehab #include <media/drv-intf/s3c_camif.h>
16*c1024049SMauro Carvalho Chehab
17*c1024049SMauro Carvalho Chehab /*
18*c1024049SMauro Carvalho Chehab * The id argument indicates the processing path:
19*c1024049SMauro Carvalho Chehab * id = 0 - codec (FIMC C), 1 - preview (FIMC P).
20*c1024049SMauro Carvalho Chehab */
21*c1024049SMauro Carvalho Chehab
22*c1024049SMauro Carvalho Chehab /* Camera input format */
23*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_CISRCFMT 0x00
24*c1024049SMauro Carvalho Chehab #define CISRCFMT_ITU601_8BIT BIT(31)
25*c1024049SMauro Carvalho Chehab #define CISRCFMT_ITU656_8BIT (0 << 31)
26*c1024049SMauro Carvalho Chehab #define CISRCFMT_ORDER422_YCBYCR (0 << 14)
27*c1024049SMauro Carvalho Chehab #define CISRCFMT_ORDER422_YCRYCB (1 << 14)
28*c1024049SMauro Carvalho Chehab #define CISRCFMT_ORDER422_CBYCRY (2 << 14)
29*c1024049SMauro Carvalho Chehab #define CISRCFMT_ORDER422_CRYCBY (3 << 14)
30*c1024049SMauro Carvalho Chehab #define CISRCFMT_ORDER422_MASK (3 << 14)
31*c1024049SMauro Carvalho Chehab #define CISRCFMT_SIZE_CAM_MASK (0x1fff << 16 | 0x1fff)
32*c1024049SMauro Carvalho Chehab
33*c1024049SMauro Carvalho Chehab /* Window offset */
34*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_CIWDOFST 0x04
35*c1024049SMauro Carvalho Chehab #define CIWDOFST_WINOFSEN BIT(31)
36*c1024049SMauro Carvalho Chehab #define CIWDOFST_CLROVCOFIY BIT(30)
37*c1024049SMauro Carvalho Chehab #define CIWDOFST_CLROVRLB_PR BIT(28)
38*c1024049SMauro Carvalho Chehab /* #define CIWDOFST_CLROVPRFIY BIT(27) */
39*c1024049SMauro Carvalho Chehab #define CIWDOFST_CLROVCOFICB BIT(15)
40*c1024049SMauro Carvalho Chehab #define CIWDOFST_CLROVCOFICR BIT(14)
41*c1024049SMauro Carvalho Chehab #define CIWDOFST_CLROVPRFICB BIT(13)
42*c1024049SMauro Carvalho Chehab #define CIWDOFST_CLROVPRFICR BIT(12)
43*c1024049SMauro Carvalho Chehab #define CIWDOFST_OFST_MASK (0x7ff << 16 | 0x7ff)
44*c1024049SMauro Carvalho Chehab
45*c1024049SMauro Carvalho Chehab /* Window offset 2 */
46*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_CIWDOFST2 0x14
47*c1024049SMauro Carvalho Chehab #define CIWDOFST2_OFST2_MASK (0xfff << 16 | 0xfff)
48*c1024049SMauro Carvalho Chehab
49*c1024049SMauro Carvalho Chehab /* Global control */
50*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_CIGCTRL 0x08
51*c1024049SMauro Carvalho Chehab #define CIGCTRL_SWRST BIT(31)
52*c1024049SMauro Carvalho Chehab #define CIGCTRL_CAMRST BIT(30)
53*c1024049SMauro Carvalho Chehab #define CIGCTRL_TESTPATTERN_NORMAL (0 << 27)
54*c1024049SMauro Carvalho Chehab #define CIGCTRL_TESTPATTERN_COLOR_BAR (1 << 27)
55*c1024049SMauro Carvalho Chehab #define CIGCTRL_TESTPATTERN_HOR_INC (2 << 27)
56*c1024049SMauro Carvalho Chehab #define CIGCTRL_TESTPATTERN_VER_INC (3 << 27)
57*c1024049SMauro Carvalho Chehab #define CIGCTRL_TESTPATTERN_MASK (3 << 27)
58*c1024049SMauro Carvalho Chehab #define CIGCTRL_INVPOLPCLK BIT(26)
59*c1024049SMauro Carvalho Chehab #define CIGCTRL_INVPOLVSYNC BIT(25)
60*c1024049SMauro Carvalho Chehab #define CIGCTRL_INVPOLHREF BIT(24)
61*c1024049SMauro Carvalho Chehab #define CIGCTRL_IRQ_OVFEN BIT(22)
62*c1024049SMauro Carvalho Chehab #define CIGCTRL_HREF_MASK BIT(21)
63*c1024049SMauro Carvalho Chehab #define CIGCTRL_IRQ_LEVEL BIT(20)
64*c1024049SMauro Carvalho Chehab /* IRQ_CLR_C, IRQ_CLR_P */
65*c1024049SMauro Carvalho Chehab #define CIGCTRL_IRQ_CLR(id) BIT(19 - (id))
66*c1024049SMauro Carvalho Chehab #define CIGCTRL_FIELDMODE BIT(2)
67*c1024049SMauro Carvalho Chehab #define CIGCTRL_INVPOLFIELD BIT(1)
68*c1024049SMauro Carvalho Chehab #define CIGCTRL_CAM_INTERLACE BIT(0)
69*c1024049SMauro Carvalho Chehab
70*c1024049SMauro Carvalho Chehab /* Y DMA output frame start address. n = 0..3. */
71*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_CIYSA(id, n) (0x18 + (id) * 0x54 + (n) * 4)
72*c1024049SMauro Carvalho Chehab /* Cb plane output DMA start address. n = 0..3. Only codec path. */
73*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_CICBSA(id, n) (0x28 + (id) * 0x54 + (n) * 4)
74*c1024049SMauro Carvalho Chehab /* Cr plane output DMA start address. n = 0..3. Only codec path. */
75*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_CICRSA(id, n) (0x38 + (id) * 0x54 + (n) * 4)
76*c1024049SMauro Carvalho Chehab
77*c1024049SMauro Carvalho Chehab /* CICOTRGFMT, CIPRTRGFMT - Target format */
78*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_CITRGFMT(id, _offs) (0x48 + (id) * (0x34 + (_offs)))
79*c1024049SMauro Carvalho Chehab #define CITRGFMT_IN422 BIT(31) /* only for s3c24xx */
80*c1024049SMauro Carvalho Chehab #define CITRGFMT_OUT422 BIT(30) /* only for s3c24xx */
81*c1024049SMauro Carvalho Chehab #define CITRGFMT_OUTFORMAT_YCBCR420 (0 << 29) /* only for s3c6410 */
82*c1024049SMauro Carvalho Chehab #define CITRGFMT_OUTFORMAT_YCBCR422 (1 << 29) /* only for s3c6410 */
83*c1024049SMauro Carvalho Chehab #define CITRGFMT_OUTFORMAT_YCBCR422I (2 << 29) /* only for s3c6410 */
84*c1024049SMauro Carvalho Chehab #define CITRGFMT_OUTFORMAT_RGB (3 << 29) /* only for s3c6410 */
85*c1024049SMauro Carvalho Chehab #define CITRGFMT_OUTFORMAT_MASK (3 << 29) /* only for s3c6410 */
86*c1024049SMauro Carvalho Chehab #define CITRGFMT_TARGETHSIZE(x) ((x) << 16)
87*c1024049SMauro Carvalho Chehab #define CITRGFMT_FLIP_NORMAL (0 << 14)
88*c1024049SMauro Carvalho Chehab #define CITRGFMT_FLIP_X_MIRROR (1 << 14)
89*c1024049SMauro Carvalho Chehab #define CITRGFMT_FLIP_Y_MIRROR (2 << 14)
90*c1024049SMauro Carvalho Chehab #define CITRGFMT_FLIP_180 (3 << 14)
91*c1024049SMauro Carvalho Chehab #define CITRGFMT_FLIP_MASK (3 << 14)
92*c1024049SMauro Carvalho Chehab /* Preview path only */
93*c1024049SMauro Carvalho Chehab #define CITRGFMT_ROT90_PR BIT(13)
94*c1024049SMauro Carvalho Chehab #define CITRGFMT_TARGETVSIZE(x) ((x) << 0)
95*c1024049SMauro Carvalho Chehab #define CITRGFMT_TARGETSIZE_MASK ((0x1fff << 16) | 0x1fff)
96*c1024049SMauro Carvalho Chehab
97*c1024049SMauro Carvalho Chehab /* CICOCTRL, CIPRCTRL. Output DMA control. */
98*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_CICTRL(id, _offs) (0x4c + (id) * (0x34 + (_offs)))
99*c1024049SMauro Carvalho Chehab #define CICTRL_BURST_MASK (0xfffff << 4)
100*c1024049SMauro Carvalho Chehab /* xBURSTn - 5-bits width */
101*c1024049SMauro Carvalho Chehab #define CICTRL_YBURST1(x) ((x) << 19)
102*c1024049SMauro Carvalho Chehab #define CICTRL_YBURST2(x) ((x) << 14)
103*c1024049SMauro Carvalho Chehab #define CICTRL_RGBBURST1(x) ((x) << 19)
104*c1024049SMauro Carvalho Chehab #define CICTRL_RGBBURST2(x) ((x) << 14)
105*c1024049SMauro Carvalho Chehab #define CICTRL_CBURST1(x) ((x) << 9)
106*c1024049SMauro Carvalho Chehab #define CICTRL_CBURST2(x) ((x) << 4)
107*c1024049SMauro Carvalho Chehab #define CICTRL_LASTIRQ_ENABLE BIT(2)
108*c1024049SMauro Carvalho Chehab #define CICTRL_ORDER422_MASK (3 << 0)
109*c1024049SMauro Carvalho Chehab
110*c1024049SMauro Carvalho Chehab /* CICOSCPRERATIO, CIPRSCPRERATIO. Pre-scaler control 1. */
111*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_CISCPRERATIO(id, _offs) (0x50 + (id) * (0x34 + (_offs)))
112*c1024049SMauro Carvalho Chehab
113*c1024049SMauro Carvalho Chehab /* CICOSCPREDST, CIPRSCPREDST. Pre-scaler control 2. */
114*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_CISCPREDST(id, _offs) (0x54 + (id) * (0x34 + (_offs)))
115*c1024049SMauro Carvalho Chehab
116*c1024049SMauro Carvalho Chehab /* CICOSCCTRL, CIPRSCCTRL. Main scaler control. */
117*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_CISCCTRL(id, _offs) (0x58 + (id) * (0x34 + (_offs)))
118*c1024049SMauro Carvalho Chehab #define CISCCTRL_SCALERBYPASS BIT(31)
119*c1024049SMauro Carvalho Chehab /* s3c244x preview path only, s3c64xx both */
120*c1024049SMauro Carvalho Chehab #define CIPRSCCTRL_SAMPLE BIT(31)
121*c1024049SMauro Carvalho Chehab /* 0 - 16-bit RGB, 1 - 24-bit RGB */
122*c1024049SMauro Carvalho Chehab #define CIPRSCCTRL_RGB_FORMAT_24BIT BIT(30) /* only for s3c244x */
123*c1024049SMauro Carvalho Chehab #define CIPRSCCTRL_SCALEUP_H BIT(29) /* only for s3c244x */
124*c1024049SMauro Carvalho Chehab #define CIPRSCCTRL_SCALEUP_V BIT(28) /* only for s3c244x */
125*c1024049SMauro Carvalho Chehab /* s3c64xx */
126*c1024049SMauro Carvalho Chehab #define CISCCTRL_SCALEUP_H BIT(30)
127*c1024049SMauro Carvalho Chehab #define CISCCTRL_SCALEUP_V BIT(29)
128*c1024049SMauro Carvalho Chehab #define CISCCTRL_SCALEUP_MASK (0x3 << 29)
129*c1024049SMauro Carvalho Chehab #define CISCCTRL_CSCR2Y_WIDE BIT(28)
130*c1024049SMauro Carvalho Chehab #define CISCCTRL_CSCY2R_WIDE BIT(27)
131*c1024049SMauro Carvalho Chehab #define CISCCTRL_LCDPATHEN_FIFO BIT(26)
132*c1024049SMauro Carvalho Chehab #define CISCCTRL_INTERLACE BIT(25)
133*c1024049SMauro Carvalho Chehab #define CISCCTRL_SCALERSTART BIT(15)
134*c1024049SMauro Carvalho Chehab #define CISCCTRL_INRGB_FMT_RGB565 (0 << 13)
135*c1024049SMauro Carvalho Chehab #define CISCCTRL_INRGB_FMT_RGB666 (1 << 13)
136*c1024049SMauro Carvalho Chehab #define CISCCTRL_INRGB_FMT_RGB888 (2 << 13)
137*c1024049SMauro Carvalho Chehab #define CISCCTRL_INRGB_FMT_MASK (3 << 13)
138*c1024049SMauro Carvalho Chehab #define CISCCTRL_OUTRGB_FMT_RGB565 (0 << 11)
139*c1024049SMauro Carvalho Chehab #define CISCCTRL_OUTRGB_FMT_RGB666 (1 << 11)
140*c1024049SMauro Carvalho Chehab #define CISCCTRL_OUTRGB_FMT_RGB888 (2 << 11)
141*c1024049SMauro Carvalho Chehab #define CISCCTRL_OUTRGB_FMT_MASK (3 << 11)
142*c1024049SMauro Carvalho Chehab #define CISCCTRL_EXTRGB_EXTENSION BIT(10)
143*c1024049SMauro Carvalho Chehab #define CISCCTRL_ONE2ONE BIT(9)
144*c1024049SMauro Carvalho Chehab #define CISCCTRL_MAIN_RATIO_MASK (0x1ff << 16 | 0x1ff)
145*c1024049SMauro Carvalho Chehab
146*c1024049SMauro Carvalho Chehab /* CICOTAREA, CIPRTAREA. Target area for DMA (Hsize x Vsize). */
147*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_CITAREA(id, _offs) (0x5c + (id) * (0x34 + (_offs)))
148*c1024049SMauro Carvalho Chehab #define CITAREA_MASK 0xfffffff
149*c1024049SMauro Carvalho Chehab
150*c1024049SMauro Carvalho Chehab /* Codec (id = 0) or preview (id = 1) path status. */
151*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_CISTATUS(id, _offs) (0x64 + (id) * (0x34 + (_offs)))
152*c1024049SMauro Carvalho Chehab #define CISTATUS_OVFIY_STATUS BIT(31)
153*c1024049SMauro Carvalho Chehab #define CISTATUS_OVFICB_STATUS BIT(30)
154*c1024049SMauro Carvalho Chehab #define CISTATUS_OVFICR_STATUS BIT(29)
155*c1024049SMauro Carvalho Chehab #define CISTATUS_OVF_MASK (0x7 << 29)
156*c1024049SMauro Carvalho Chehab #define CIPRSTATUS_OVF_MASK (0x3 << 30)
157*c1024049SMauro Carvalho Chehab #define CISTATUS_VSYNC_STATUS BIT(28)
158*c1024049SMauro Carvalho Chehab #define CISTATUS_FRAMECNT_MASK (3 << 26)
159*c1024049SMauro Carvalho Chehab #define CISTATUS_FRAMECNT(__reg) (((__reg) >> 26) & 0x3)
160*c1024049SMauro Carvalho Chehab #define CISTATUS_WINOFSTEN_STATUS BIT(25)
161*c1024049SMauro Carvalho Chehab #define CISTATUS_IMGCPTEN_STATUS BIT(22)
162*c1024049SMauro Carvalho Chehab #define CISTATUS_IMGCPTENSC_STATUS BIT(21)
163*c1024049SMauro Carvalho Chehab #define CISTATUS_VSYNC_A_STATUS BIT(20)
164*c1024049SMauro Carvalho Chehab #define CISTATUS_FRAMEEND_STATUS BIT(19) /* 17 on s3c64xx */
165*c1024049SMauro Carvalho Chehab
166*c1024049SMauro Carvalho Chehab /* Image capture enable */
167*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_CIIMGCPT(_offs) (0xa0 + (_offs))
168*c1024049SMauro Carvalho Chehab #define CIIMGCPT_IMGCPTEN BIT(31)
169*c1024049SMauro Carvalho Chehab #define CIIMGCPT_IMGCPTEN_SC(id) BIT(30 - (id))
170*c1024049SMauro Carvalho Chehab /* Frame control: 1 - one-shot, 0 - free run */
171*c1024049SMauro Carvalho Chehab #define CIIMGCPT_CPT_FREN_ENABLE(id) BIT(25 - (id))
172*c1024049SMauro Carvalho Chehab #define CIIMGCPT_CPT_FRMOD_ENABLE (0 << 18)
173*c1024049SMauro Carvalho Chehab #define CIIMGCPT_CPT_FRMOD_CNT BIT(18)
174*c1024049SMauro Carvalho Chehab
175*c1024049SMauro Carvalho Chehab /* Capture sequence */
176*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_CICPTSEQ 0xc4
177*c1024049SMauro Carvalho Chehab
178*c1024049SMauro Carvalho Chehab /* Image effects */
179*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_CIIMGEFF(_offs) (0xb0 + (_offs))
180*c1024049SMauro Carvalho Chehab #define CIIMGEFF_IE_ENABLE(id) BIT(30 + (id))
181*c1024049SMauro Carvalho Chehab #define CIIMGEFF_IE_ENABLE_MASK (3 << 30)
182*c1024049SMauro Carvalho Chehab /* Image effect: 1 - after scaler, 0 - before scaler */
183*c1024049SMauro Carvalho Chehab #define CIIMGEFF_IE_AFTER_SC BIT(29)
184*c1024049SMauro Carvalho Chehab #define CIIMGEFF_FIN_MASK (7 << 26)
185*c1024049SMauro Carvalho Chehab #define CIIMGEFF_FIN_BYPASS (0 << 26)
186*c1024049SMauro Carvalho Chehab #define CIIMGEFF_FIN_ARBITRARY (1 << 26)
187*c1024049SMauro Carvalho Chehab #define CIIMGEFF_FIN_NEGATIVE (2 << 26)
188*c1024049SMauro Carvalho Chehab #define CIIMGEFF_FIN_ARTFREEZE (3 << 26)
189*c1024049SMauro Carvalho Chehab #define CIIMGEFF_FIN_EMBOSSING (4 << 26)
190*c1024049SMauro Carvalho Chehab #define CIIMGEFF_FIN_SILHOUETTE (5 << 26)
191*c1024049SMauro Carvalho Chehab #define CIIMGEFF_PAT_CBCR_MASK ((0xff << 13) | 0xff)
192*c1024049SMauro Carvalho Chehab #define CIIMGEFF_PAT_CB(x) ((x) << 13)
193*c1024049SMauro Carvalho Chehab #define CIIMGEFF_PAT_CR(x) (x)
194*c1024049SMauro Carvalho Chehab
195*c1024049SMauro Carvalho Chehab /* MSCOY0SA, MSPRY0SA. Y/Cb/Cr frame start address for input DMA. */
196*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_MSY0SA(id) (0xd4 + ((id) * 0x2c))
197*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_MSCB0SA(id) (0xd8 + ((id) * 0x2c))
198*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_MSCR0SA(id) (0xdc + ((id) * 0x2c))
199*c1024049SMauro Carvalho Chehab
200*c1024049SMauro Carvalho Chehab /* MSCOY0END, MSCOY0END. Y/Cb/Cr frame end address for input DMA. */
201*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_MSY0END(id) (0xe0 + ((id) * 0x2c))
202*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_MSCB0END(id) (0xe4 + ((id) * 0x2c))
203*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_MSCR0END(id) (0xe8 + ((id) * 0x2c))
204*c1024049SMauro Carvalho Chehab
205*c1024049SMauro Carvalho Chehab /* MSPRYOFF, MSPRYOFF. Y/Cb/Cr offset. n: 0 - codec, 1 - preview. */
206*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_MSYOFF(id) (0x118 + ((id) * 0x2c))
207*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_MSCBOFF(id) (0x11c + ((id) * 0x2c))
208*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_MSCROFF(id) (0x120 + ((id) * 0x2c))
209*c1024049SMauro Carvalho Chehab
210*c1024049SMauro Carvalho Chehab /* Real input DMA data size. n = 0 - codec, 1 - preview. */
211*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_MSWIDTH(id) (0xf8 + (id) * 0x2c)
212*c1024049SMauro Carvalho Chehab #define AUTOLOAD_ENABLE BIT(31)
213*c1024049SMauro Carvalho Chehab #define ADDR_CH_DIS BIT(30)
214*c1024049SMauro Carvalho Chehab #define MSHEIGHT(x) (((x) & 0x3ff) << 16)
215*c1024049SMauro Carvalho Chehab #define MSWIDTH(x) ((x) & 0x3ff)
216*c1024049SMauro Carvalho Chehab
217*c1024049SMauro Carvalho Chehab /* Input DMA control. n = 0 - codec, 1 - preview */
218*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_MSCTRL(id) (0xfc + (id) * 0x2c)
219*c1024049SMauro Carvalho Chehab #define MSCTRL_ORDER422_M_YCBYCR (0 << 4)
220*c1024049SMauro Carvalho Chehab #define MSCTRL_ORDER422_M_YCRYCB (1 << 4)
221*c1024049SMauro Carvalho Chehab #define MSCTRL_ORDER422_M_CBYCRY (2 << 4)
222*c1024049SMauro Carvalho Chehab #define MSCTRL_ORDER422_M_CRYCBY (3 << 4)
223*c1024049SMauro Carvalho Chehab /* 0 - camera, 1 - DMA */
224*c1024049SMauro Carvalho Chehab #define MSCTRL_SEL_DMA_CAM BIT(3)
225*c1024049SMauro Carvalho Chehab #define MSCTRL_INFORMAT_M_YCBCR420 (0 << 1)
226*c1024049SMauro Carvalho Chehab #define MSCTRL_INFORMAT_M_YCBCR422 (1 << 1)
227*c1024049SMauro Carvalho Chehab #define MSCTRL_INFORMAT_M_YCBCR422I (2 << 1)
228*c1024049SMauro Carvalho Chehab #define MSCTRL_INFORMAT_M_RGB (3 << 1)
229*c1024049SMauro Carvalho Chehab #define MSCTRL_ENVID_M BIT(0)
230*c1024049SMauro Carvalho Chehab
231*c1024049SMauro Carvalho Chehab /* CICOSCOSY, CIPRSCOSY. Scan line Y/Cb/Cr offset. */
232*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_CISSY(id) (0x12c + (id) * 0x0c)
233*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_CISSCB(id) (0x130 + (id) * 0x0c)
234*c1024049SMauro Carvalho Chehab #define S3C_CAMIF_REG_CISSCR(id) (0x134 + (id) * 0x0c)
235*c1024049SMauro Carvalho Chehab #define S3C_CISS_OFFS_INITIAL(x) ((x) << 16)
236*c1024049SMauro Carvalho Chehab #define S3C_CISS_OFFS_LINE(x) ((x) << 0)
237*c1024049SMauro Carvalho Chehab
238*c1024049SMauro Carvalho Chehab /* ------------------------------------------------------------------ */
239*c1024049SMauro Carvalho Chehab
240*c1024049SMauro Carvalho Chehab void camif_hw_reset(struct camif_dev *camif);
241*c1024049SMauro Carvalho Chehab void camif_hw_clear_pending_irq(struct camif_vp *vp);
242*c1024049SMauro Carvalho Chehab void camif_hw_clear_fifo_overflow(struct camif_vp *vp);
243*c1024049SMauro Carvalho Chehab void camif_hw_set_lastirq(struct camif_vp *vp, int enable);
244*c1024049SMauro Carvalho Chehab void camif_hw_set_input_path(struct camif_vp *vp);
245*c1024049SMauro Carvalho Chehab void camif_hw_enable_scaler(struct camif_vp *vp, bool on);
246*c1024049SMauro Carvalho Chehab void camif_hw_enable_capture(struct camif_vp *vp);
247*c1024049SMauro Carvalho Chehab void camif_hw_disable_capture(struct camif_vp *vp);
248*c1024049SMauro Carvalho Chehab void camif_hw_set_camera_bus(struct camif_dev *camif);
249*c1024049SMauro Carvalho Chehab void camif_hw_set_source_format(struct camif_dev *camif);
250*c1024049SMauro Carvalho Chehab void camif_hw_set_camera_crop(struct camif_dev *camif);
251*c1024049SMauro Carvalho Chehab void camif_hw_set_scaler(struct camif_vp *vp);
252*c1024049SMauro Carvalho Chehab void camif_hw_set_flip(struct camif_vp *vp);
253*c1024049SMauro Carvalho Chehab void camif_hw_set_output_dma(struct camif_vp *vp);
254*c1024049SMauro Carvalho Chehab void camif_hw_set_target_format(struct camif_vp *vp);
255*c1024049SMauro Carvalho Chehab void camif_hw_set_test_pattern(struct camif_dev *camif, unsigned int pattern);
256*c1024049SMauro Carvalho Chehab void camif_hw_set_effect(struct camif_dev *camif, unsigned int effect,
257*c1024049SMauro Carvalho Chehab unsigned int cr, unsigned int cb);
258*c1024049SMauro Carvalho Chehab void camif_hw_set_output_addr(struct camif_vp *vp, struct camif_addr *paddr,
259*c1024049SMauro Carvalho Chehab int index);
260*c1024049SMauro Carvalho Chehab void camif_hw_dump_regs(struct camif_dev *camif, const char *label);
261*c1024049SMauro Carvalho Chehab
camif_hw_get_status(struct camif_vp * vp)262*c1024049SMauro Carvalho Chehab static inline u32 camif_hw_get_status(struct camif_vp *vp)
263*c1024049SMauro Carvalho Chehab {
264*c1024049SMauro Carvalho Chehab return readl(vp->camif->io_base + S3C_CAMIF_REG_CISTATUS(vp->id,
265*c1024049SMauro Carvalho Chehab vp->offset));
266*c1024049SMauro Carvalho Chehab }
267*c1024049SMauro Carvalho Chehab
268*c1024049SMauro Carvalho Chehab #endif /* CAMIF_REGS_H_ */
269