1 // SPDX-License-Identifier: GPL-2.0-only 2 /* 3 * Copyright (c) 2016-2018, 2020-2021 The Linux Foundation. All rights reserved. 4 * Copyright (C) 2013 Red Hat 5 * Author: Rob Clark <robdclark@gmail.com> 6 */ 7 8 #include <linux/dma-mapping.h> 9 #include <linux/fault-inject.h> 10 #include <linux/of_address.h> 11 #include <linux/uaccess.h> 12 13 #include <drm/drm_drv.h> 14 #include <drm/drm_file.h> 15 #include <drm/drm_ioctl.h> 16 #include <drm/drm_of.h> 17 18 #include "msm_drv.h" 19 #include "msm_debugfs.h" 20 #include "msm_kms.h" 21 #include "adreno/adreno_gpu.h" 22 23 /* 24 * MSM driver version: 25 * - 1.0.0 - initial interface 26 * - 1.1.0 - adds madvise, and support for submits with > 4 cmd buffers 27 * - 1.2.0 - adds explicit fence support for submit ioctl 28 * - 1.3.0 - adds GMEM_BASE + NR_RINGS params, SUBMITQUEUE_NEW + 29 * SUBMITQUEUE_CLOSE ioctls, and MSM_INFO_IOVA flag for 30 * MSM_GEM_INFO ioctl. 31 * - 1.4.0 - softpin, MSM_RELOC_BO_DUMP, and GEM_INFO support to set/get 32 * GEM object's debug name 33 * - 1.5.0 - Add SUBMITQUERY_QUERY ioctl 34 * - 1.6.0 - Syncobj support 35 * - 1.7.0 - Add MSM_PARAM_SUSPENDS to access suspend count 36 * - 1.8.0 - Add MSM_BO_CACHED_COHERENT for supported GPUs (a6xx) 37 * - 1.9.0 - Add MSM_SUBMIT_FENCE_SN_IN 38 * - 1.10.0 - Add MSM_SUBMIT_BO_NO_IMPLICIT 39 * - 1.11.0 - Add wait boost (MSM_WAIT_FENCE_BOOST, MSM_PREP_BOOST) 40 */ 41 #define MSM_VERSION_MAJOR 1 42 #define MSM_VERSION_MINOR 10 43 #define MSM_VERSION_PATCHLEVEL 0 44 45 static void msm_deinit_vram(struct drm_device *ddev); 46 47 static char *vram = "16m"; 48 MODULE_PARM_DESC(vram, "Configure VRAM size (for devices without IOMMU/GPUMMU)"); 49 module_param(vram, charp, 0); 50 51 bool dumpstate; 52 MODULE_PARM_DESC(dumpstate, "Dump KMS state on errors"); 53 module_param(dumpstate, bool, 0600); 54 55 static bool modeset = true; 56 MODULE_PARM_DESC(modeset, "Use kernel modesetting [KMS] (1=on (default), 0=disable)"); 57 module_param(modeset, bool, 0600); 58 59 #ifdef CONFIG_FAULT_INJECTION 60 DECLARE_FAULT_ATTR(fail_gem_alloc); 61 DECLARE_FAULT_ATTR(fail_gem_iova); 62 #endif 63 64 static int msm_drm_uninit(struct device *dev) 65 { 66 struct platform_device *pdev = to_platform_device(dev); 67 struct msm_drm_private *priv = platform_get_drvdata(pdev); 68 struct drm_device *ddev = priv->dev; 69 70 /* 71 * Shutdown the hw if we're far enough along where things might be on. 72 * If we run this too early, we'll end up panicking in any variety of 73 * places. Since we don't register the drm device until late in 74 * msm_drm_init, drm_dev->registered is used as an indicator that the 75 * shutdown will be successful. 76 */ 77 if (ddev->registered) { 78 drm_dev_unregister(ddev); 79 if (priv->kms) 80 drm_atomic_helper_shutdown(ddev); 81 } 82 83 /* We must cancel and cleanup any pending vblank enable/disable 84 * work before msm_irq_uninstall() to avoid work re-enabling an 85 * irq after uninstall has disabled it. 86 */ 87 88 flush_workqueue(priv->wq); 89 90 msm_gem_shrinker_cleanup(ddev); 91 92 msm_perf_debugfs_cleanup(priv); 93 msm_rd_debugfs_cleanup(priv); 94 95 if (priv->kms) 96 msm_drm_kms_uninit(dev); 97 98 msm_deinit_vram(ddev); 99 100 component_unbind_all(dev, ddev); 101 102 ddev->dev_private = NULL; 103 drm_dev_put(ddev); 104 105 destroy_workqueue(priv->wq); 106 107 return 0; 108 } 109 110 bool msm_use_mmu(struct drm_device *dev) 111 { 112 struct msm_drm_private *priv = dev->dev_private; 113 114 /* 115 * a2xx comes with its own MMU 116 * On other platforms IOMMU can be declared specified either for the 117 * MDP/DPU device or for its parent, MDSS device. 118 */ 119 return priv->is_a2xx || 120 device_iommu_mapped(dev->dev) || 121 device_iommu_mapped(dev->dev->parent); 122 } 123 124 static int msm_init_vram(struct drm_device *dev) 125 { 126 struct msm_drm_private *priv = dev->dev_private; 127 struct device_node *node; 128 unsigned long size = 0; 129 int ret = 0; 130 131 /* In the device-tree world, we could have a 'memory-region' 132 * phandle, which gives us a link to our "vram". Allocating 133 * is all nicely abstracted behind the dma api, but we need 134 * to know the entire size to allocate it all in one go. There 135 * are two cases: 136 * 1) device with no IOMMU, in which case we need exclusive 137 * access to a VRAM carveout big enough for all gpu 138 * buffers 139 * 2) device with IOMMU, but where the bootloader puts up 140 * a splash screen. In this case, the VRAM carveout 141 * need only be large enough for fbdev fb. But we need 142 * exclusive access to the buffer to avoid the kernel 143 * using those pages for other purposes (which appears 144 * as corruption on screen before we have a chance to 145 * load and do initial modeset) 146 */ 147 148 node = of_parse_phandle(dev->dev->of_node, "memory-region", 0); 149 if (node) { 150 struct resource r; 151 ret = of_address_to_resource(node, 0, &r); 152 of_node_put(node); 153 if (ret) 154 return ret; 155 size = r.end - r.start + 1; 156 DRM_INFO("using VRAM carveout: %lx@%pa\n", size, &r.start); 157 158 /* if we have no IOMMU, then we need to use carveout allocator. 159 * Grab the entire DMA chunk carved out in early startup in 160 * mach-msm: 161 */ 162 } else if (!msm_use_mmu(dev)) { 163 DRM_INFO("using %s VRAM carveout\n", vram); 164 size = memparse(vram, NULL); 165 } 166 167 if (size) { 168 unsigned long attrs = 0; 169 void *p; 170 171 priv->vram.size = size; 172 173 drm_mm_init(&priv->vram.mm, 0, (size >> PAGE_SHIFT) - 1); 174 spin_lock_init(&priv->vram.lock); 175 176 attrs |= DMA_ATTR_NO_KERNEL_MAPPING; 177 attrs |= DMA_ATTR_WRITE_COMBINE; 178 179 /* note that for no-kernel-mapping, the vaddr returned 180 * is bogus, but non-null if allocation succeeded: 181 */ 182 p = dma_alloc_attrs(dev->dev, size, 183 &priv->vram.paddr, GFP_KERNEL, attrs); 184 if (!p) { 185 DRM_DEV_ERROR(dev->dev, "failed to allocate VRAM\n"); 186 priv->vram.paddr = 0; 187 return -ENOMEM; 188 } 189 190 DRM_DEV_INFO(dev->dev, "VRAM: %08x->%08x\n", 191 (uint32_t)priv->vram.paddr, 192 (uint32_t)(priv->vram.paddr + size)); 193 } 194 195 return ret; 196 } 197 198 static void msm_deinit_vram(struct drm_device *ddev) 199 { 200 struct msm_drm_private *priv = ddev->dev_private; 201 unsigned long attrs = DMA_ATTR_NO_KERNEL_MAPPING; 202 203 if (!priv->vram.paddr) 204 return; 205 206 drm_mm_takedown(&priv->vram.mm); 207 dma_free_attrs(ddev->dev, priv->vram.size, NULL, priv->vram.paddr, 208 attrs); 209 } 210 211 static int msm_drm_init(struct device *dev, const struct drm_driver *drv) 212 { 213 struct msm_drm_private *priv = dev_get_drvdata(dev); 214 struct drm_device *ddev; 215 int ret; 216 217 if (drm_firmware_drivers_only()) 218 return -ENODEV; 219 220 ddev = drm_dev_alloc(drv, dev); 221 if (IS_ERR(ddev)) { 222 DRM_DEV_ERROR(dev, "failed to allocate drm_device\n"); 223 return PTR_ERR(ddev); 224 } 225 ddev->dev_private = priv; 226 priv->dev = ddev; 227 228 priv->wq = alloc_ordered_workqueue("msm", 0); 229 if (!priv->wq) { 230 ret = -ENOMEM; 231 goto err_put_dev; 232 } 233 234 INIT_LIST_HEAD(&priv->objects); 235 mutex_init(&priv->obj_lock); 236 237 /* 238 * Initialize the LRUs: 239 */ 240 mutex_init(&priv->lru.lock); 241 drm_gem_lru_init(&priv->lru.unbacked, &priv->lru.lock); 242 drm_gem_lru_init(&priv->lru.pinned, &priv->lru.lock); 243 drm_gem_lru_init(&priv->lru.willneed, &priv->lru.lock); 244 drm_gem_lru_init(&priv->lru.dontneed, &priv->lru.lock); 245 246 /* Teach lockdep about lock ordering wrt. shrinker: */ 247 fs_reclaim_acquire(GFP_KERNEL); 248 might_lock(&priv->lru.lock); 249 fs_reclaim_release(GFP_KERNEL); 250 251 if (priv->kms_init) { 252 ret = drmm_mode_config_init(ddev); 253 if (ret) 254 goto err_destroy_wq; 255 } 256 257 ret = msm_init_vram(ddev); 258 if (ret) 259 goto err_destroy_wq; 260 261 dma_set_max_seg_size(dev, UINT_MAX); 262 263 /* Bind all our sub-components: */ 264 ret = component_bind_all(dev, ddev); 265 if (ret) 266 goto err_deinit_vram; 267 268 msm_gem_shrinker_init(ddev); 269 270 if (priv->kms_init) { 271 ret = msm_drm_kms_init(dev, drv); 272 if (ret) 273 goto err_msm_uninit; 274 } else { 275 /* valid only for the dummy headless case, where of_node=NULL */ 276 WARN_ON(dev->of_node); 277 ddev->driver_features &= ~DRIVER_MODESET; 278 ddev->driver_features &= ~DRIVER_ATOMIC; 279 } 280 281 ret = drm_dev_register(ddev, 0); 282 if (ret) 283 goto err_msm_uninit; 284 285 ret = msm_debugfs_late_init(ddev); 286 if (ret) 287 goto err_msm_uninit; 288 289 drm_kms_helper_poll_init(ddev); 290 291 if (priv->kms_init) { 292 drm_kms_helper_poll_init(ddev); 293 msm_fbdev_setup(ddev); 294 } 295 296 return 0; 297 298 err_msm_uninit: 299 msm_drm_uninit(dev); 300 301 return ret; 302 303 err_deinit_vram: 304 msm_deinit_vram(ddev); 305 err_destroy_wq: 306 destroy_workqueue(priv->wq); 307 err_put_dev: 308 drm_dev_put(ddev); 309 310 return ret; 311 } 312 313 /* 314 * DRM operations: 315 */ 316 317 static void load_gpu(struct drm_device *dev) 318 { 319 static DEFINE_MUTEX(init_lock); 320 struct msm_drm_private *priv = dev->dev_private; 321 322 mutex_lock(&init_lock); 323 324 if (!priv->gpu) 325 priv->gpu = adreno_load_gpu(dev); 326 327 mutex_unlock(&init_lock); 328 } 329 330 static int context_init(struct drm_device *dev, struct drm_file *file) 331 { 332 static atomic_t ident = ATOMIC_INIT(0); 333 struct msm_drm_private *priv = dev->dev_private; 334 struct msm_file_private *ctx; 335 336 ctx = kzalloc(sizeof(*ctx), GFP_KERNEL); 337 if (!ctx) 338 return -ENOMEM; 339 340 INIT_LIST_HEAD(&ctx->submitqueues); 341 rwlock_init(&ctx->queuelock); 342 343 kref_init(&ctx->ref); 344 msm_submitqueue_init(dev, ctx); 345 346 ctx->aspace = msm_gpu_create_private_address_space(priv->gpu, current); 347 file->driver_priv = ctx; 348 349 ctx->seqno = atomic_inc_return(&ident); 350 351 return 0; 352 } 353 354 static int msm_open(struct drm_device *dev, struct drm_file *file) 355 { 356 /* For now, load gpu on open.. to avoid the requirement of having 357 * firmware in the initrd. 358 */ 359 load_gpu(dev); 360 361 return context_init(dev, file); 362 } 363 364 static void context_close(struct msm_file_private *ctx) 365 { 366 msm_submitqueue_close(ctx); 367 msm_file_private_put(ctx); 368 } 369 370 static void msm_postclose(struct drm_device *dev, struct drm_file *file) 371 { 372 struct msm_drm_private *priv = dev->dev_private; 373 struct msm_file_private *ctx = file->driver_priv; 374 375 /* 376 * It is not possible to set sysprof param to non-zero if gpu 377 * is not initialized: 378 */ 379 if (priv->gpu) 380 msm_file_private_set_sysprof(ctx, priv->gpu, 0); 381 382 context_close(ctx); 383 } 384 385 /* 386 * DRM ioctls: 387 */ 388 389 static int msm_ioctl_get_param(struct drm_device *dev, void *data, 390 struct drm_file *file) 391 { 392 struct msm_drm_private *priv = dev->dev_private; 393 struct drm_msm_param *args = data; 394 struct msm_gpu *gpu; 395 396 /* for now, we just have 3d pipe.. eventually this would need to 397 * be more clever to dispatch to appropriate gpu module: 398 */ 399 if ((args->pipe != MSM_PIPE_3D0) || (args->pad != 0)) 400 return -EINVAL; 401 402 gpu = priv->gpu; 403 404 if (!gpu) 405 return -ENXIO; 406 407 return gpu->funcs->get_param(gpu, file->driver_priv, 408 args->param, &args->value, &args->len); 409 } 410 411 static int msm_ioctl_set_param(struct drm_device *dev, void *data, 412 struct drm_file *file) 413 { 414 struct msm_drm_private *priv = dev->dev_private; 415 struct drm_msm_param *args = data; 416 struct msm_gpu *gpu; 417 418 if ((args->pipe != MSM_PIPE_3D0) || (args->pad != 0)) 419 return -EINVAL; 420 421 gpu = priv->gpu; 422 423 if (!gpu) 424 return -ENXIO; 425 426 return gpu->funcs->set_param(gpu, file->driver_priv, 427 args->param, args->value, args->len); 428 } 429 430 static int msm_ioctl_gem_new(struct drm_device *dev, void *data, 431 struct drm_file *file) 432 { 433 struct drm_msm_gem_new *args = data; 434 uint32_t flags = args->flags; 435 436 if (args->flags & ~MSM_BO_FLAGS) { 437 DRM_ERROR("invalid flags: %08x\n", args->flags); 438 return -EINVAL; 439 } 440 441 /* 442 * Uncached CPU mappings are deprecated, as of: 443 * 444 * 9ef364432db4 ("drm/msm: deprecate MSM_BO_UNCACHED (map as writecombine instead)") 445 * 446 * So promote them to WC. 447 */ 448 if (flags & MSM_BO_UNCACHED) { 449 flags &= ~MSM_BO_CACHED; 450 flags |= MSM_BO_WC; 451 } 452 453 if (should_fail(&fail_gem_alloc, args->size)) 454 return -ENOMEM; 455 456 return msm_gem_new_handle(dev, file, args->size, 457 args->flags, &args->handle, NULL); 458 } 459 460 static inline ktime_t to_ktime(struct drm_msm_timespec timeout) 461 { 462 return ktime_set(timeout.tv_sec, timeout.tv_nsec); 463 } 464 465 static int msm_ioctl_gem_cpu_prep(struct drm_device *dev, void *data, 466 struct drm_file *file) 467 { 468 struct drm_msm_gem_cpu_prep *args = data; 469 struct drm_gem_object *obj; 470 ktime_t timeout = to_ktime(args->timeout); 471 int ret; 472 473 if (args->op & ~MSM_PREP_FLAGS) { 474 DRM_ERROR("invalid op: %08x\n", args->op); 475 return -EINVAL; 476 } 477 478 obj = drm_gem_object_lookup(file, args->handle); 479 if (!obj) 480 return -ENOENT; 481 482 ret = msm_gem_cpu_prep(obj, args->op, &timeout); 483 484 drm_gem_object_put(obj); 485 486 return ret; 487 } 488 489 static int msm_ioctl_gem_cpu_fini(struct drm_device *dev, void *data, 490 struct drm_file *file) 491 { 492 struct drm_msm_gem_cpu_fini *args = data; 493 struct drm_gem_object *obj; 494 int ret; 495 496 obj = drm_gem_object_lookup(file, args->handle); 497 if (!obj) 498 return -ENOENT; 499 500 ret = msm_gem_cpu_fini(obj); 501 502 drm_gem_object_put(obj); 503 504 return ret; 505 } 506 507 static int msm_ioctl_gem_info_iova(struct drm_device *dev, 508 struct drm_file *file, struct drm_gem_object *obj, 509 uint64_t *iova) 510 { 511 struct msm_drm_private *priv = dev->dev_private; 512 struct msm_file_private *ctx = file->driver_priv; 513 514 if (!priv->gpu) 515 return -EINVAL; 516 517 if (should_fail(&fail_gem_iova, obj->size)) 518 return -ENOMEM; 519 520 /* 521 * Don't pin the memory here - just get an address so that userspace can 522 * be productive 523 */ 524 return msm_gem_get_iova(obj, ctx->aspace, iova); 525 } 526 527 static int msm_ioctl_gem_info_set_iova(struct drm_device *dev, 528 struct drm_file *file, struct drm_gem_object *obj, 529 uint64_t iova) 530 { 531 struct msm_drm_private *priv = dev->dev_private; 532 struct msm_file_private *ctx = file->driver_priv; 533 534 if (!priv->gpu) 535 return -EINVAL; 536 537 /* Only supported if per-process address space is supported: */ 538 if (priv->gpu->aspace == ctx->aspace) 539 return -EOPNOTSUPP; 540 541 if (should_fail(&fail_gem_iova, obj->size)) 542 return -ENOMEM; 543 544 return msm_gem_set_iova(obj, ctx->aspace, iova); 545 } 546 547 static int msm_ioctl_gem_info(struct drm_device *dev, void *data, 548 struct drm_file *file) 549 { 550 struct drm_msm_gem_info *args = data; 551 struct drm_gem_object *obj; 552 struct msm_gem_object *msm_obj; 553 int i, ret = 0; 554 555 if (args->pad) 556 return -EINVAL; 557 558 switch (args->info) { 559 case MSM_INFO_GET_OFFSET: 560 case MSM_INFO_GET_IOVA: 561 case MSM_INFO_SET_IOVA: 562 case MSM_INFO_GET_FLAGS: 563 /* value returned as immediate, not pointer, so len==0: */ 564 if (args->len) 565 return -EINVAL; 566 break; 567 case MSM_INFO_SET_NAME: 568 case MSM_INFO_GET_NAME: 569 break; 570 default: 571 return -EINVAL; 572 } 573 574 obj = drm_gem_object_lookup(file, args->handle); 575 if (!obj) 576 return -ENOENT; 577 578 msm_obj = to_msm_bo(obj); 579 580 switch (args->info) { 581 case MSM_INFO_GET_OFFSET: 582 args->value = msm_gem_mmap_offset(obj); 583 break; 584 case MSM_INFO_GET_IOVA: 585 ret = msm_ioctl_gem_info_iova(dev, file, obj, &args->value); 586 break; 587 case MSM_INFO_SET_IOVA: 588 ret = msm_ioctl_gem_info_set_iova(dev, file, obj, args->value); 589 break; 590 case MSM_INFO_GET_FLAGS: 591 if (obj->import_attach) { 592 ret = -EINVAL; 593 break; 594 } 595 /* Hide internal kernel-only flags: */ 596 args->value = to_msm_bo(obj)->flags & MSM_BO_FLAGS; 597 ret = 0; 598 break; 599 case MSM_INFO_SET_NAME: 600 /* length check should leave room for terminating null: */ 601 if (args->len >= sizeof(msm_obj->name)) { 602 ret = -EINVAL; 603 break; 604 } 605 if (copy_from_user(msm_obj->name, u64_to_user_ptr(args->value), 606 args->len)) { 607 msm_obj->name[0] = '\0'; 608 ret = -EFAULT; 609 break; 610 } 611 msm_obj->name[args->len] = '\0'; 612 for (i = 0; i < args->len; i++) { 613 if (!isprint(msm_obj->name[i])) { 614 msm_obj->name[i] = '\0'; 615 break; 616 } 617 } 618 break; 619 case MSM_INFO_GET_NAME: 620 if (args->value && (args->len < strlen(msm_obj->name))) { 621 ret = -EINVAL; 622 break; 623 } 624 args->len = strlen(msm_obj->name); 625 if (args->value) { 626 if (copy_to_user(u64_to_user_ptr(args->value), 627 msm_obj->name, args->len)) 628 ret = -EFAULT; 629 } 630 break; 631 } 632 633 drm_gem_object_put(obj); 634 635 return ret; 636 } 637 638 static int wait_fence(struct msm_gpu_submitqueue *queue, uint32_t fence_id, 639 ktime_t timeout, uint32_t flags) 640 { 641 struct dma_fence *fence; 642 int ret; 643 644 if (fence_after(fence_id, queue->last_fence)) { 645 DRM_ERROR_RATELIMITED("waiting on invalid fence: %u (of %u)\n", 646 fence_id, queue->last_fence); 647 return -EINVAL; 648 } 649 650 /* 651 * Map submitqueue scoped "seqno" (which is actually an idr key) 652 * back to underlying dma-fence 653 * 654 * The fence is removed from the fence_idr when the submit is 655 * retired, so if the fence is not found it means there is nothing 656 * to wait for 657 */ 658 spin_lock(&queue->idr_lock); 659 fence = idr_find(&queue->fence_idr, fence_id); 660 if (fence) 661 fence = dma_fence_get_rcu(fence); 662 spin_unlock(&queue->idr_lock); 663 664 if (!fence) 665 return 0; 666 667 if (flags & MSM_WAIT_FENCE_BOOST) 668 dma_fence_set_deadline(fence, ktime_get()); 669 670 ret = dma_fence_wait_timeout(fence, true, timeout_to_jiffies(&timeout)); 671 if (ret == 0) { 672 ret = -ETIMEDOUT; 673 } else if (ret != -ERESTARTSYS) { 674 ret = 0; 675 } 676 677 dma_fence_put(fence); 678 679 return ret; 680 } 681 682 static int msm_ioctl_wait_fence(struct drm_device *dev, void *data, 683 struct drm_file *file) 684 { 685 struct msm_drm_private *priv = dev->dev_private; 686 struct drm_msm_wait_fence *args = data; 687 struct msm_gpu_submitqueue *queue; 688 int ret; 689 690 if (args->flags & ~MSM_WAIT_FENCE_FLAGS) { 691 DRM_ERROR("invalid flags: %08x\n", args->flags); 692 return -EINVAL; 693 } 694 695 if (!priv->gpu) 696 return 0; 697 698 queue = msm_submitqueue_get(file->driver_priv, args->queueid); 699 if (!queue) 700 return -ENOENT; 701 702 ret = wait_fence(queue, args->fence, to_ktime(args->timeout), args->flags); 703 704 msm_submitqueue_put(queue); 705 706 return ret; 707 } 708 709 static int msm_ioctl_gem_madvise(struct drm_device *dev, void *data, 710 struct drm_file *file) 711 { 712 struct drm_msm_gem_madvise *args = data; 713 struct drm_gem_object *obj; 714 int ret; 715 716 switch (args->madv) { 717 case MSM_MADV_DONTNEED: 718 case MSM_MADV_WILLNEED: 719 break; 720 default: 721 return -EINVAL; 722 } 723 724 obj = drm_gem_object_lookup(file, args->handle); 725 if (!obj) { 726 return -ENOENT; 727 } 728 729 ret = msm_gem_madvise(obj, args->madv); 730 if (ret >= 0) { 731 args->retained = ret; 732 ret = 0; 733 } 734 735 drm_gem_object_put(obj); 736 737 return ret; 738 } 739 740 741 static int msm_ioctl_submitqueue_new(struct drm_device *dev, void *data, 742 struct drm_file *file) 743 { 744 struct drm_msm_submitqueue *args = data; 745 746 if (args->flags & ~MSM_SUBMITQUEUE_FLAGS) 747 return -EINVAL; 748 749 return msm_submitqueue_create(dev, file->driver_priv, args->prio, 750 args->flags, &args->id); 751 } 752 753 static int msm_ioctl_submitqueue_query(struct drm_device *dev, void *data, 754 struct drm_file *file) 755 { 756 return msm_submitqueue_query(dev, file->driver_priv, data); 757 } 758 759 static int msm_ioctl_submitqueue_close(struct drm_device *dev, void *data, 760 struct drm_file *file) 761 { 762 u32 id = *(u32 *) data; 763 764 return msm_submitqueue_remove(file->driver_priv, id); 765 } 766 767 static const struct drm_ioctl_desc msm_ioctls[] = { 768 DRM_IOCTL_DEF_DRV(MSM_GET_PARAM, msm_ioctl_get_param, DRM_RENDER_ALLOW), 769 DRM_IOCTL_DEF_DRV(MSM_SET_PARAM, msm_ioctl_set_param, DRM_RENDER_ALLOW), 770 DRM_IOCTL_DEF_DRV(MSM_GEM_NEW, msm_ioctl_gem_new, DRM_RENDER_ALLOW), 771 DRM_IOCTL_DEF_DRV(MSM_GEM_INFO, msm_ioctl_gem_info, DRM_RENDER_ALLOW), 772 DRM_IOCTL_DEF_DRV(MSM_GEM_CPU_PREP, msm_ioctl_gem_cpu_prep, DRM_RENDER_ALLOW), 773 DRM_IOCTL_DEF_DRV(MSM_GEM_CPU_FINI, msm_ioctl_gem_cpu_fini, DRM_RENDER_ALLOW), 774 DRM_IOCTL_DEF_DRV(MSM_GEM_SUBMIT, msm_ioctl_gem_submit, DRM_RENDER_ALLOW), 775 DRM_IOCTL_DEF_DRV(MSM_WAIT_FENCE, msm_ioctl_wait_fence, DRM_RENDER_ALLOW), 776 DRM_IOCTL_DEF_DRV(MSM_GEM_MADVISE, msm_ioctl_gem_madvise, DRM_RENDER_ALLOW), 777 DRM_IOCTL_DEF_DRV(MSM_SUBMITQUEUE_NEW, msm_ioctl_submitqueue_new, DRM_RENDER_ALLOW), 778 DRM_IOCTL_DEF_DRV(MSM_SUBMITQUEUE_CLOSE, msm_ioctl_submitqueue_close, DRM_RENDER_ALLOW), 779 DRM_IOCTL_DEF_DRV(MSM_SUBMITQUEUE_QUERY, msm_ioctl_submitqueue_query, DRM_RENDER_ALLOW), 780 }; 781 782 static void msm_show_fdinfo(struct drm_printer *p, struct drm_file *file) 783 { 784 struct drm_device *dev = file->minor->dev; 785 struct msm_drm_private *priv = dev->dev_private; 786 787 if (!priv->gpu) 788 return; 789 790 msm_gpu_show_fdinfo(priv->gpu, file->driver_priv, p); 791 792 drm_show_memory_stats(p, file); 793 } 794 795 static const struct file_operations fops = { 796 .owner = THIS_MODULE, 797 DRM_GEM_FOPS, 798 .show_fdinfo = drm_show_fdinfo, 799 }; 800 801 static const struct drm_driver msm_driver = { 802 .driver_features = DRIVER_GEM | 803 DRIVER_RENDER | 804 DRIVER_ATOMIC | 805 DRIVER_MODESET | 806 DRIVER_SYNCOBJ, 807 .open = msm_open, 808 .postclose = msm_postclose, 809 .dumb_create = msm_gem_dumb_create, 810 .dumb_map_offset = msm_gem_dumb_map_offset, 811 .gem_prime_import_sg_table = msm_gem_prime_import_sg_table, 812 #ifdef CONFIG_DEBUG_FS 813 .debugfs_init = msm_debugfs_init, 814 #endif 815 .show_fdinfo = msm_show_fdinfo, 816 .ioctls = msm_ioctls, 817 .num_ioctls = ARRAY_SIZE(msm_ioctls), 818 .fops = &fops, 819 .name = "msm", 820 .desc = "MSM Snapdragon DRM", 821 .date = "20130625", 822 .major = MSM_VERSION_MAJOR, 823 .minor = MSM_VERSION_MINOR, 824 .patchlevel = MSM_VERSION_PATCHLEVEL, 825 }; 826 827 /* 828 * Componentized driver support: 829 */ 830 831 /* 832 * Identify what components need to be added by parsing what remote-endpoints 833 * our MDP output ports are connected to. In the case of LVDS on MDP4, there 834 * is no external component that we need to add since LVDS is within MDP4 835 * itself. 836 */ 837 static int add_components_mdp(struct device *master_dev, 838 struct component_match **matchptr) 839 { 840 struct device_node *np = master_dev->of_node; 841 struct device_node *ep_node; 842 843 for_each_endpoint_of_node(np, ep_node) { 844 struct device_node *intf; 845 struct of_endpoint ep; 846 int ret; 847 848 ret = of_graph_parse_endpoint(ep_node, &ep); 849 if (ret) { 850 DRM_DEV_ERROR(master_dev, "unable to parse port endpoint\n"); 851 of_node_put(ep_node); 852 return ret; 853 } 854 855 /* 856 * The LCDC/LVDS port on MDP4 is a speacial case where the 857 * remote-endpoint isn't a component that we need to add 858 */ 859 if (of_device_is_compatible(np, "qcom,mdp4") && 860 ep.port == 0) 861 continue; 862 863 /* 864 * It's okay if some of the ports don't have a remote endpoint 865 * specified. It just means that the port isn't connected to 866 * any external interface. 867 */ 868 intf = of_graph_get_remote_port_parent(ep_node); 869 if (!intf) 870 continue; 871 872 if (of_device_is_available(intf)) 873 drm_of_component_match_add(master_dev, matchptr, 874 component_compare_of, intf); 875 876 of_node_put(intf); 877 } 878 879 return 0; 880 } 881 882 /* 883 * We don't know what's the best binding to link the gpu with the drm device. 884 * Fow now, we just hunt for all the possible gpus that we support, and add them 885 * as components. 886 */ 887 static const struct of_device_id msm_gpu_match[] = { 888 { .compatible = "qcom,adreno" }, 889 { .compatible = "qcom,adreno-3xx" }, 890 { .compatible = "amd,imageon" }, 891 { .compatible = "qcom,kgsl-3d0" }, 892 { }, 893 }; 894 895 static int add_gpu_components(struct device *dev, 896 struct component_match **matchptr) 897 { 898 struct device_node *np; 899 900 np = of_find_matching_node(NULL, msm_gpu_match); 901 if (!np) 902 return 0; 903 904 if (of_device_is_available(np)) 905 drm_of_component_match_add(dev, matchptr, component_compare_of, np); 906 907 of_node_put(np); 908 909 return 0; 910 } 911 912 static int msm_drm_bind(struct device *dev) 913 { 914 return msm_drm_init(dev, &msm_driver); 915 } 916 917 static void msm_drm_unbind(struct device *dev) 918 { 919 msm_drm_uninit(dev); 920 } 921 922 const struct component_master_ops msm_drm_ops = { 923 .bind = msm_drm_bind, 924 .unbind = msm_drm_unbind, 925 }; 926 927 int msm_drv_probe(struct device *master_dev, 928 int (*kms_init)(struct drm_device *dev), 929 struct msm_kms *kms) 930 { 931 struct msm_drm_private *priv; 932 struct component_match *match = NULL; 933 int ret; 934 935 priv = devm_kzalloc(master_dev, sizeof(*priv), GFP_KERNEL); 936 if (!priv) 937 return -ENOMEM; 938 939 priv->kms = kms; 940 priv->kms_init = kms_init; 941 dev_set_drvdata(master_dev, priv); 942 943 /* Add mdp components if we have KMS. */ 944 if (kms_init) { 945 ret = add_components_mdp(master_dev, &match); 946 if (ret) 947 return ret; 948 } 949 950 ret = add_gpu_components(master_dev, &match); 951 if (ret) 952 return ret; 953 954 /* on all devices that I am aware of, iommu's which can map 955 * any address the cpu can see are used: 956 */ 957 ret = dma_set_mask_and_coherent(master_dev, ~0); 958 if (ret) 959 return ret; 960 961 ret = component_master_add_with_match(master_dev, &msm_drm_ops, match); 962 if (ret) 963 return ret; 964 965 return 0; 966 } 967 968 /* 969 * Platform driver: 970 * Used only for headlesss GPU instances 971 */ 972 973 static int msm_pdev_probe(struct platform_device *pdev) 974 { 975 return msm_drv_probe(&pdev->dev, NULL, NULL); 976 } 977 978 static void msm_pdev_remove(struct platform_device *pdev) 979 { 980 component_master_del(&pdev->dev, &msm_drm_ops); 981 } 982 983 static struct platform_driver msm_platform_driver = { 984 .probe = msm_pdev_probe, 985 .remove_new = msm_pdev_remove, 986 .driver = { 987 .name = "msm", 988 }, 989 }; 990 991 static int __init msm_drm_register(void) 992 { 993 if (!modeset) 994 return -EINVAL; 995 996 DBG("init"); 997 msm_mdp_register(); 998 msm_dpu_register(); 999 msm_dsi_register(); 1000 msm_hdmi_register(); 1001 msm_dp_register(); 1002 adreno_register(); 1003 msm_mdp4_register(); 1004 msm_mdss_register(); 1005 return platform_driver_register(&msm_platform_driver); 1006 } 1007 1008 static void __exit msm_drm_unregister(void) 1009 { 1010 DBG("fini"); 1011 platform_driver_unregister(&msm_platform_driver); 1012 msm_mdss_unregister(); 1013 msm_mdp4_unregister(); 1014 msm_dp_unregister(); 1015 msm_hdmi_unregister(); 1016 adreno_unregister(); 1017 msm_dsi_unregister(); 1018 msm_mdp_unregister(); 1019 msm_dpu_unregister(); 1020 } 1021 1022 module_init(msm_drm_register); 1023 module_exit(msm_drm_unregister); 1024 1025 MODULE_AUTHOR("Rob Clark <robdclark@gmail.com"); 1026 MODULE_DESCRIPTION("MSM DRM Driver"); 1027 MODULE_LICENSE("GPL"); 1028