1 /* 2 * Copyright © 2012 Intel Corporation 3 * 4 * Permission is hereby granted, free of charge, to any person obtaining a 5 * copy of this software and associated documentation files (the "Software"), 6 * to deal in the Software without restriction, including without limitation 7 * the rights to use, copy, modify, merge, publish, distribute, sublicense, 8 * and/or sell copies of the Software, and to permit persons to whom the 9 * Software is furnished to do so, subject to the following conditions: 10 * 11 * The above copyright notice and this permission notice (including the next 12 * paragraph) shall be included in all copies or substantial portions of the 13 * Software. 14 * 15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER 19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING 20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS 21 * IN THE SOFTWARE. 22 * 23 * Authors: 24 * Eugeni Dodonov <eugeni.dodonov@intel.com> 25 * 26 */ 27 28 #include <linux/iopoll.h> 29 #include <linux/string_helpers.h> 30 31 #include <drm/display/drm_dp_helper.h> 32 #include <drm/display/drm_scdc_helper.h> 33 #include <drm/drm_print.h> 34 #include <drm/drm_privacy_screen_consumer.h> 35 36 #include "i915_reg.h" 37 #include "i915_utils.h" 38 #include "icl_dsi.h" 39 #include "intel_alpm.h" 40 #include "intel_audio.h" 41 #include "intel_audio_regs.h" 42 #include "intel_backlight.h" 43 #include "intel_combo_phy.h" 44 #include "intel_combo_phy_regs.h" 45 #include "intel_connector.h" 46 #include "intel_crtc.h" 47 #include "intel_cx0_phy.h" 48 #include "intel_cx0_phy_regs.h" 49 #include "intel_ddi.h" 50 #include "intel_ddi_buf_trans.h" 51 #include "intel_de.h" 52 #include "intel_display_power.h" 53 #include "intel_display_types.h" 54 #include "intel_dkl_phy.h" 55 #include "intel_dkl_phy_regs.h" 56 #include "intel_dp.h" 57 #include "intel_dp_aux.h" 58 #include "intel_dp_link_training.h" 59 #include "intel_dp_mst.h" 60 #include "intel_dp_test.h" 61 #include "intel_dp_tunnel.h" 62 #include "intel_dpio_phy.h" 63 #include "intel_dsi.h" 64 #include "intel_encoder.h" 65 #include "intel_fdi.h" 66 #include "intel_fifo_underrun.h" 67 #include "intel_gmbus.h" 68 #include "intel_hdcp.h" 69 #include "intel_hdmi.h" 70 #include "intel_hotplug.h" 71 #include "intel_hti.h" 72 #include "intel_lspcon.h" 73 #include "intel_mg_phy_regs.h" 74 #include "intel_modeset_lock.h" 75 #include "intel_pfit.h" 76 #include "intel_pps.h" 77 #include "intel_psr.h" 78 #include "intel_quirks.h" 79 #include "intel_snps_phy.h" 80 #include "intel_tc.h" 81 #include "intel_vdsc.h" 82 #include "intel_vdsc_regs.h" 83 #include "intel_vrr.h" 84 #include "skl_scaler.h" 85 #include "skl_universal_plane.h" 86 87 static const u8 index_to_dp_signal_levels[] = { 88 [0] = DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_0, 89 [1] = DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_1, 90 [2] = DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_2, 91 [3] = DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_3, 92 [4] = DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_0, 93 [5] = DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_1, 94 [6] = DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_2, 95 [7] = DP_TRAIN_VOLTAGE_SWING_LEVEL_2 | DP_TRAIN_PRE_EMPH_LEVEL_0, 96 [8] = DP_TRAIN_VOLTAGE_SWING_LEVEL_2 | DP_TRAIN_PRE_EMPH_LEVEL_1, 97 [9] = DP_TRAIN_VOLTAGE_SWING_LEVEL_3 | DP_TRAIN_PRE_EMPH_LEVEL_0, 98 }; 99 100 static int intel_ddi_hdmi_level(struct intel_encoder *encoder, 101 const struct intel_ddi_buf_trans *trans) 102 { 103 int level; 104 105 level = intel_bios_hdmi_level_shift(encoder->devdata); 106 if (level < 0) 107 level = trans->hdmi_default_entry; 108 109 return level; 110 } 111 112 static bool has_buf_trans_select(struct intel_display *display) 113 { 114 return DISPLAY_VER(display) < 10 && !display->platform.broxton; 115 } 116 117 static bool has_iboost(struct intel_display *display) 118 { 119 return DISPLAY_VER(display) == 9 && !display->platform.broxton; 120 } 121 122 /* 123 * Starting with Haswell, DDI port buffers must be programmed with correct 124 * values in advance. This function programs the correct values for 125 * DP/eDP/FDI use cases. 126 */ 127 void hsw_prepare_dp_ddi_buffers(struct intel_encoder *encoder, 128 const struct intel_crtc_state *crtc_state) 129 { 130 struct intel_display *display = to_intel_display(encoder); 131 u32 iboost_bit = 0; 132 int i, n_entries; 133 enum port port = encoder->port; 134 const struct intel_ddi_buf_trans *trans; 135 136 trans = encoder->get_buf_trans(encoder, crtc_state, &n_entries); 137 if (drm_WARN_ON_ONCE(display->drm, !trans)) 138 return; 139 140 /* If we're boosting the current, set bit 31 of trans1 */ 141 if (has_iboost(display) && 142 intel_bios_dp_boost_level(encoder->devdata)) 143 iboost_bit = DDI_BUF_BALANCE_LEG_ENABLE; 144 145 for (i = 0; i < n_entries; i++) { 146 intel_de_write(display, DDI_BUF_TRANS_LO(port, i), 147 trans->entries[i].hsw.trans1 | iboost_bit); 148 intel_de_write(display, DDI_BUF_TRANS_HI(port, i), 149 trans->entries[i].hsw.trans2); 150 } 151 } 152 153 /* 154 * Starting with Haswell, DDI port buffers must be programmed with correct 155 * values in advance. This function programs the correct values for 156 * HDMI/DVI use cases. 157 */ 158 static void hsw_prepare_hdmi_ddi_buffers(struct intel_encoder *encoder, 159 const struct intel_crtc_state *crtc_state) 160 { 161 struct intel_display *display = to_intel_display(encoder); 162 int level = intel_ddi_level(encoder, crtc_state, 0); 163 u32 iboost_bit = 0; 164 int n_entries; 165 enum port port = encoder->port; 166 const struct intel_ddi_buf_trans *trans; 167 168 trans = encoder->get_buf_trans(encoder, crtc_state, &n_entries); 169 if (drm_WARN_ON_ONCE(display->drm, !trans)) 170 return; 171 172 /* If we're boosting the current, set bit 31 of trans1 */ 173 if (has_iboost(display) && 174 intel_bios_hdmi_boost_level(encoder->devdata)) 175 iboost_bit = DDI_BUF_BALANCE_LEG_ENABLE; 176 177 /* Entry 9 is for HDMI: */ 178 intel_de_write(display, DDI_BUF_TRANS_LO(port, 9), 179 trans->entries[level].hsw.trans1 | iboost_bit); 180 intel_de_write(display, DDI_BUF_TRANS_HI(port, 9), 181 trans->entries[level].hsw.trans2); 182 } 183 184 static i915_reg_t intel_ddi_buf_status_reg(struct intel_display *display, enum port port) 185 { 186 if (DISPLAY_VER(display) >= 14) 187 return XELPDP_PORT_BUF_CTL1(display, port); 188 else 189 return DDI_BUF_CTL(port); 190 } 191 192 void intel_wait_ddi_buf_idle(struct intel_display *display, enum port port) 193 { 194 /* 195 * Bspec's platform specific timeouts: 196 * MTL+ : 100 us 197 * BXT : fixed 16 us 198 * HSW-ADL: 8 us 199 * 200 * FIXME: MTL requires 10 ms based on tests, find out why 100 us is too short 201 */ 202 if (display->platform.broxton) { 203 udelay(16); 204 return; 205 } 206 207 static_assert(DDI_BUF_IS_IDLE == XELPDP_PORT_BUF_PHY_IDLE); 208 if (intel_de_wait_for_set(display, intel_ddi_buf_status_reg(display, port), 209 DDI_BUF_IS_IDLE, 10)) 210 drm_err(display->drm, "Timeout waiting for DDI BUF %c to get idle\n", 211 port_name(port)); 212 } 213 214 static void intel_wait_ddi_buf_active(struct intel_encoder *encoder) 215 { 216 struct intel_display *display = to_intel_display(encoder); 217 enum port port = encoder->port; 218 219 /* 220 * Bspec's platform specific timeouts: 221 * MTL+ : 10000 us 222 * DG2 : 1200 us 223 * TGL-ADL combo PHY: 1000 us 224 * TGL-ADL TypeC PHY: 3000 us 225 * HSW-ICL : fixed 518 us 226 */ 227 if (DISPLAY_VER(display) < 10) { 228 usleep_range(518, 1000); 229 return; 230 } 231 232 static_assert(DDI_BUF_IS_IDLE == XELPDP_PORT_BUF_PHY_IDLE); 233 if (intel_de_wait_for_clear(display, intel_ddi_buf_status_reg(display, port), 234 DDI_BUF_IS_IDLE, 10)) 235 drm_err(display->drm, "Timeout waiting for DDI BUF %c to get active\n", 236 port_name(port)); 237 } 238 239 static u32 hsw_pll_to_ddi_pll_sel(const struct intel_shared_dpll *pll) 240 { 241 switch (pll->info->id) { 242 case DPLL_ID_WRPLL1: 243 return PORT_CLK_SEL_WRPLL1; 244 case DPLL_ID_WRPLL2: 245 return PORT_CLK_SEL_WRPLL2; 246 case DPLL_ID_SPLL: 247 return PORT_CLK_SEL_SPLL; 248 case DPLL_ID_LCPLL_810: 249 return PORT_CLK_SEL_LCPLL_810; 250 case DPLL_ID_LCPLL_1350: 251 return PORT_CLK_SEL_LCPLL_1350; 252 case DPLL_ID_LCPLL_2700: 253 return PORT_CLK_SEL_LCPLL_2700; 254 default: 255 MISSING_CASE(pll->info->id); 256 return PORT_CLK_SEL_NONE; 257 } 258 } 259 260 static u32 icl_pll_to_ddi_clk_sel(struct intel_encoder *encoder, 261 const struct intel_crtc_state *crtc_state) 262 { 263 const struct intel_shared_dpll *pll = crtc_state->shared_dpll; 264 int clock = crtc_state->port_clock; 265 const enum intel_dpll_id id = pll->info->id; 266 267 switch (id) { 268 default: 269 /* 270 * DPLL_ID_ICL_DPLL0 and DPLL_ID_ICL_DPLL1 should not be used 271 * here, so do warn if this get passed in 272 */ 273 MISSING_CASE(id); 274 return DDI_CLK_SEL_NONE; 275 case DPLL_ID_ICL_TBTPLL: 276 switch (clock) { 277 case 162000: 278 return DDI_CLK_SEL_TBT_162; 279 case 270000: 280 return DDI_CLK_SEL_TBT_270; 281 case 540000: 282 return DDI_CLK_SEL_TBT_540; 283 case 810000: 284 return DDI_CLK_SEL_TBT_810; 285 default: 286 MISSING_CASE(clock); 287 return DDI_CLK_SEL_NONE; 288 } 289 case DPLL_ID_ICL_MGPLL1: 290 case DPLL_ID_ICL_MGPLL2: 291 case DPLL_ID_ICL_MGPLL3: 292 case DPLL_ID_ICL_MGPLL4: 293 case DPLL_ID_TGL_MGPLL5: 294 case DPLL_ID_TGL_MGPLL6: 295 return DDI_CLK_SEL_MG; 296 } 297 } 298 299 static u32 ddi_buf_phy_link_rate(int port_clock) 300 { 301 switch (port_clock) { 302 case 162000: 303 return DDI_BUF_PHY_LINK_RATE(0); 304 case 216000: 305 return DDI_BUF_PHY_LINK_RATE(4); 306 case 243000: 307 return DDI_BUF_PHY_LINK_RATE(5); 308 case 270000: 309 return DDI_BUF_PHY_LINK_RATE(1); 310 case 324000: 311 return DDI_BUF_PHY_LINK_RATE(6); 312 case 432000: 313 return DDI_BUF_PHY_LINK_RATE(7); 314 case 540000: 315 return DDI_BUF_PHY_LINK_RATE(2); 316 case 810000: 317 return DDI_BUF_PHY_LINK_RATE(3); 318 default: 319 MISSING_CASE(port_clock); 320 return DDI_BUF_PHY_LINK_RATE(0); 321 } 322 } 323 324 static int dp_phy_lane_stagger_delay(int port_clock) 325 { 326 /* 327 * Return the number of symbol clocks delay used to stagger the 328 * assertion/desassertion of the port lane enables. The target delay 329 * time is 100 ns or greater, return the number of symbols specific to 330 * the provided port_clock (aka link clock) corresponding to this delay 331 * time, i.e. so that 332 * 333 * number_of_symbols * duration_of_one_symbol >= 100 ns 334 * 335 * The delay must be applied only on TypeC DP outputs, for everything else 336 * the delay must be set to 0. 337 * 338 * Return the number of link symbols per 100 ns: 339 * port_clock (10 kHz) -> bits / 100 us 340 * / symbol_size -> symbols / 100 us 341 * / 1000 -> symbols / 100 ns 342 */ 343 return DIV_ROUND_UP(port_clock, intel_dp_link_symbol_size(port_clock) * 1000); 344 } 345 346 static void intel_ddi_init_dp_buf_reg(struct intel_encoder *encoder, 347 const struct intel_crtc_state *crtc_state) 348 { 349 struct intel_display *display = to_intel_display(encoder); 350 struct intel_dp *intel_dp = enc_to_intel_dp(encoder); 351 struct intel_digital_port *dig_port = enc_to_dig_port(encoder); 352 353 /* DDI_BUF_CTL_ENABLE will be set by intel_ddi_prepare_link_retrain() later */ 354 intel_dp->DP = DDI_PORT_WIDTH(crtc_state->lane_count) | 355 DDI_BUF_TRANS_SELECT(0); 356 357 if (dig_port->lane_reversal) 358 intel_dp->DP |= DDI_BUF_PORT_REVERSAL; 359 if (dig_port->ddi_a_4_lanes) 360 intel_dp->DP |= DDI_A_4_LANES; 361 362 if (DISPLAY_VER(display) >= 14) { 363 if (intel_dp_is_uhbr(crtc_state)) 364 intel_dp->DP |= DDI_BUF_PORT_DATA_40BIT; 365 else 366 intel_dp->DP |= DDI_BUF_PORT_DATA_10BIT; 367 } 368 369 if (display->platform.alderlake_p && intel_encoder_is_tc(encoder)) { 370 intel_dp->DP |= ddi_buf_phy_link_rate(crtc_state->port_clock); 371 if (!intel_tc_port_in_tbt_alt_mode(dig_port)) 372 intel_dp->DP |= DDI_BUF_CTL_TC_PHY_OWNERSHIP; 373 } 374 375 if (IS_DISPLAY_VER(display, 11, 13) && intel_encoder_is_tc(encoder)) { 376 int delay = dp_phy_lane_stagger_delay(crtc_state->port_clock); 377 378 intel_dp->DP |= DDI_BUF_LANE_STAGGER_DELAY(delay); 379 } 380 } 381 382 static int icl_calc_tbt_pll_link(struct intel_display *display, enum port port) 383 { 384 u32 val = intel_de_read(display, DDI_CLK_SEL(port)) & DDI_CLK_SEL_MASK; 385 386 switch (val) { 387 case DDI_CLK_SEL_NONE: 388 return 0; 389 case DDI_CLK_SEL_TBT_162: 390 return 162000; 391 case DDI_CLK_SEL_TBT_270: 392 return 270000; 393 case DDI_CLK_SEL_TBT_540: 394 return 540000; 395 case DDI_CLK_SEL_TBT_810: 396 return 810000; 397 default: 398 MISSING_CASE(val); 399 return 0; 400 } 401 } 402 403 static void ddi_dotclock_get(struct intel_crtc_state *pipe_config) 404 { 405 /* CRT dotclock is determined via other means */ 406 if (pipe_config->has_pch_encoder) 407 return; 408 409 pipe_config->hw.adjusted_mode.crtc_clock = 410 intel_crtc_dotclock(pipe_config); 411 } 412 413 void intel_ddi_set_dp_msa(const struct intel_crtc_state *crtc_state, 414 const struct drm_connector_state *conn_state) 415 { 416 struct intel_display *display = to_intel_display(crtc_state); 417 enum transcoder cpu_transcoder = crtc_state->cpu_transcoder; 418 u32 temp; 419 420 if (!intel_crtc_has_dp_encoder(crtc_state)) 421 return; 422 423 drm_WARN_ON(display->drm, transcoder_is_dsi(cpu_transcoder)); 424 425 temp = DP_MSA_MISC_SYNC_CLOCK; 426 427 switch (crtc_state->pipe_bpp) { 428 case 18: 429 temp |= DP_MSA_MISC_6_BPC; 430 break; 431 case 24: 432 temp |= DP_MSA_MISC_8_BPC; 433 break; 434 case 30: 435 temp |= DP_MSA_MISC_10_BPC; 436 break; 437 case 36: 438 temp |= DP_MSA_MISC_12_BPC; 439 break; 440 default: 441 MISSING_CASE(crtc_state->pipe_bpp); 442 break; 443 } 444 445 /* nonsense combination */ 446 drm_WARN_ON(display->drm, crtc_state->limited_color_range && 447 crtc_state->output_format != INTEL_OUTPUT_FORMAT_RGB); 448 449 if (crtc_state->limited_color_range) 450 temp |= DP_MSA_MISC_COLOR_CEA_RGB; 451 452 /* 453 * As per DP 1.2 spec section 2.3.4.3 while sending 454 * YCBCR 444 signals we should program MSA MISC1/0 fields with 455 * colorspace information. 456 */ 457 if (crtc_state->output_format == INTEL_OUTPUT_FORMAT_YCBCR444) 458 temp |= DP_MSA_MISC_COLOR_YCBCR_444_BT709; 459 460 /* 461 * As per DP 1.4a spec section 2.2.4.3 [MSA Field for Indication 462 * of Color Encoding Format and Content Color Gamut] while sending 463 * YCBCR 420, HDR BT.2020 signals we should program MSA MISC1 fields 464 * which indicate VSC SDP for the Pixel Encoding/Colorimetry Format. 465 */ 466 if (intel_dp_needs_vsc_sdp(crtc_state, conn_state)) 467 temp |= DP_MSA_MISC_COLOR_VSC_SDP; 468 469 intel_de_write(display, TRANS_MSA_MISC(display, cpu_transcoder), 470 temp); 471 } 472 473 static u32 bdw_trans_port_sync_master_select(enum transcoder master_transcoder) 474 { 475 if (master_transcoder == TRANSCODER_EDP) 476 return 0; 477 else 478 return master_transcoder + 1; 479 } 480 481 static void 482 intel_ddi_config_transcoder_dp2(const struct intel_crtc_state *crtc_state, 483 bool enable) 484 { 485 struct intel_display *display = to_intel_display(crtc_state); 486 enum transcoder cpu_transcoder = crtc_state->cpu_transcoder; 487 u32 val = 0; 488 489 if (!HAS_DP20(display)) 490 return; 491 492 if (enable && intel_dp_is_uhbr(crtc_state)) 493 val = TRANS_DP2_128B132B_CHANNEL_CODING; 494 495 intel_de_write(display, TRANS_DP2_CTL(cpu_transcoder), val); 496 } 497 498 /* 499 * Returns the TRANS_DDI_FUNC_CTL value based on CRTC state. 500 * 501 * Only intended to be used by intel_ddi_enable_transcoder_func() and 502 * intel_ddi_config_transcoder_func(). 503 */ 504 static u32 505 intel_ddi_transcoder_func_reg_val_get(struct intel_encoder *encoder, 506 const struct intel_crtc_state *crtc_state) 507 { 508 struct intel_display *display = to_intel_display(crtc_state); 509 struct intel_crtc *crtc = to_intel_crtc(crtc_state->uapi.crtc); 510 enum pipe pipe = crtc->pipe; 511 enum transcoder cpu_transcoder = crtc_state->cpu_transcoder; 512 enum port port = encoder->port; 513 u32 temp; 514 515 /* Enable TRANS_DDI_FUNC_CTL for the pipe to work in HDMI mode */ 516 temp = TRANS_DDI_FUNC_ENABLE; 517 if (DISPLAY_VER(display) >= 12) 518 temp |= TGL_TRANS_DDI_SELECT_PORT(port); 519 else 520 temp |= TRANS_DDI_SELECT_PORT(port); 521 522 switch (crtc_state->pipe_bpp) { 523 default: 524 MISSING_CASE(crtc_state->pipe_bpp); 525 fallthrough; 526 case 18: 527 temp |= TRANS_DDI_BPC_6; 528 break; 529 case 24: 530 temp |= TRANS_DDI_BPC_8; 531 break; 532 case 30: 533 temp |= TRANS_DDI_BPC_10; 534 break; 535 case 36: 536 temp |= TRANS_DDI_BPC_12; 537 break; 538 } 539 540 if (crtc_state->hw.adjusted_mode.flags & DRM_MODE_FLAG_PVSYNC) 541 temp |= TRANS_DDI_PVSYNC; 542 if (crtc_state->hw.adjusted_mode.flags & DRM_MODE_FLAG_PHSYNC) 543 temp |= TRANS_DDI_PHSYNC; 544 545 if (cpu_transcoder == TRANSCODER_EDP) { 546 switch (pipe) { 547 default: 548 MISSING_CASE(pipe); 549 fallthrough; 550 case PIPE_A: 551 /* On Haswell, can only use the always-on power well for 552 * eDP when not using the panel fitter, and when not 553 * using motion blur mitigation (which we don't 554 * support). */ 555 if (crtc_state->pch_pfit.force_thru) 556 temp |= TRANS_DDI_EDP_INPUT_A_ONOFF; 557 else 558 temp |= TRANS_DDI_EDP_INPUT_A_ON; 559 break; 560 case PIPE_B: 561 temp |= TRANS_DDI_EDP_INPUT_B_ONOFF; 562 break; 563 case PIPE_C: 564 temp |= TRANS_DDI_EDP_INPUT_C_ONOFF; 565 break; 566 } 567 } 568 569 if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI)) { 570 if (crtc_state->has_hdmi_sink) 571 temp |= TRANS_DDI_MODE_SELECT_HDMI; 572 else 573 temp |= TRANS_DDI_MODE_SELECT_DVI; 574 575 if (crtc_state->hdmi_scrambling) 576 temp |= TRANS_DDI_HDMI_SCRAMBLING; 577 if (crtc_state->hdmi_high_tmds_clock_ratio) 578 temp |= TRANS_DDI_HIGH_TMDS_CHAR_RATE; 579 if (DISPLAY_VER(display) >= 14) 580 temp |= TRANS_DDI_PORT_WIDTH(crtc_state->lane_count); 581 } else if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_ANALOG)) { 582 temp |= TRANS_DDI_MODE_SELECT_FDI_OR_128B132B; 583 temp |= (crtc_state->fdi_lanes - 1) << 1; 584 } else if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_DP_MST) || 585 intel_dp_is_uhbr(crtc_state)) { 586 if (intel_dp_is_uhbr(crtc_state)) 587 temp |= TRANS_DDI_MODE_SELECT_FDI_OR_128B132B; 588 else 589 temp |= TRANS_DDI_MODE_SELECT_DP_MST; 590 temp |= DDI_PORT_WIDTH(crtc_state->lane_count); 591 592 if (DISPLAY_VER(display) >= 12) { 593 enum transcoder master; 594 595 master = crtc_state->mst_master_transcoder; 596 drm_WARN_ON(display->drm, 597 master == INVALID_TRANSCODER); 598 temp |= TRANS_DDI_MST_TRANSPORT_SELECT(master); 599 } 600 } else { 601 temp |= TRANS_DDI_MODE_SELECT_DP_SST; 602 temp |= DDI_PORT_WIDTH(crtc_state->lane_count); 603 } 604 605 if (IS_DISPLAY_VER(display, 8, 10) && 606 crtc_state->master_transcoder != INVALID_TRANSCODER) { 607 u8 master_select = 608 bdw_trans_port_sync_master_select(crtc_state->master_transcoder); 609 610 temp |= TRANS_DDI_PORT_SYNC_ENABLE | 611 TRANS_DDI_PORT_SYNC_MASTER_SELECT(master_select); 612 } 613 614 return temp; 615 } 616 617 void intel_ddi_enable_transcoder_func(struct intel_encoder *encoder, 618 const struct intel_crtc_state *crtc_state) 619 { 620 struct intel_display *display = to_intel_display(crtc_state); 621 enum transcoder cpu_transcoder = crtc_state->cpu_transcoder; 622 623 if (DISPLAY_VER(display) >= 11) { 624 enum transcoder master_transcoder = crtc_state->master_transcoder; 625 u32 ctl2 = 0; 626 627 if (master_transcoder != INVALID_TRANSCODER) { 628 u8 master_select = 629 bdw_trans_port_sync_master_select(master_transcoder); 630 631 ctl2 |= PORT_SYNC_MODE_ENABLE | 632 PORT_SYNC_MODE_MASTER_SELECT(master_select); 633 } 634 635 intel_de_write(display, 636 TRANS_DDI_FUNC_CTL2(display, cpu_transcoder), 637 ctl2); 638 } 639 640 intel_de_write(display, TRANS_DDI_FUNC_CTL(display, cpu_transcoder), 641 intel_ddi_transcoder_func_reg_val_get(encoder, 642 crtc_state)); 643 } 644 645 /* 646 * Same as intel_ddi_enable_transcoder_func(), but it does not set the enable 647 * bit for the DDI function and enables the DP2 configuration. Called for all 648 * transcoder types. 649 */ 650 void 651 intel_ddi_config_transcoder_func(struct intel_encoder *encoder, 652 const struct intel_crtc_state *crtc_state) 653 { 654 struct intel_display *display = to_intel_display(crtc_state); 655 enum transcoder cpu_transcoder = crtc_state->cpu_transcoder; 656 u32 ctl; 657 658 intel_ddi_config_transcoder_dp2(crtc_state, true); 659 660 ctl = intel_ddi_transcoder_func_reg_val_get(encoder, crtc_state); 661 ctl &= ~TRANS_DDI_FUNC_ENABLE; 662 intel_de_write(display, TRANS_DDI_FUNC_CTL(display, cpu_transcoder), 663 ctl); 664 } 665 666 /* 667 * Disable the DDI function and port syncing. 668 * For SST, pre-TGL MST, TGL+ MST-slave transcoders: deselect the DDI port, 669 * SST/MST mode and disable the DP2 configuration. For TGL+ MST-master 670 * transcoders these are done later in intel_ddi_post_disable_dp(). 671 */ 672 void intel_ddi_disable_transcoder_func(const struct intel_crtc_state *crtc_state) 673 { 674 struct intel_display *display = to_intel_display(crtc_state); 675 struct intel_crtc *crtc = to_intel_crtc(crtc_state->uapi.crtc); 676 enum transcoder cpu_transcoder = crtc_state->cpu_transcoder; 677 u32 ctl; 678 679 if (DISPLAY_VER(display) >= 11) 680 intel_de_write(display, 681 TRANS_DDI_FUNC_CTL2(display, cpu_transcoder), 682 0); 683 684 ctl = intel_de_read(display, 685 TRANS_DDI_FUNC_CTL(display, cpu_transcoder)); 686 687 drm_WARN_ON(crtc->base.dev, ctl & TRANS_DDI_HDCP_SIGNALLING); 688 689 ctl &= ~TRANS_DDI_FUNC_ENABLE; 690 691 if (IS_DISPLAY_VER(display, 8, 10)) 692 ctl &= ~(TRANS_DDI_PORT_SYNC_ENABLE | 693 TRANS_DDI_PORT_SYNC_MASTER_SELECT_MASK); 694 695 if (DISPLAY_VER(display) >= 12) { 696 if (!intel_dp_mst_is_master_trans(crtc_state)) { 697 ctl &= ~(TGL_TRANS_DDI_PORT_MASK | 698 TRANS_DDI_MODE_SELECT_MASK); 699 } 700 } else { 701 ctl &= ~(TRANS_DDI_PORT_MASK | TRANS_DDI_MODE_SELECT_MASK); 702 } 703 704 intel_de_write(display, TRANS_DDI_FUNC_CTL(display, cpu_transcoder), 705 ctl); 706 707 if (intel_dp_mst_is_slave_trans(crtc_state)) 708 intel_ddi_config_transcoder_dp2(crtc_state, false); 709 710 if (intel_has_quirk(display, QUIRK_INCREASE_DDI_DISABLED_TIME) && 711 intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI)) { 712 drm_dbg_kms(display->drm, "Quirk Increase DDI disabled time\n"); 713 /* Quirk time at 100ms for reliable operation */ 714 msleep(100); 715 } 716 } 717 718 int intel_ddi_toggle_hdcp_bits(struct intel_encoder *intel_encoder, 719 enum transcoder cpu_transcoder, 720 bool enable, u32 hdcp_mask) 721 { 722 struct intel_display *display = to_intel_display(intel_encoder); 723 intel_wakeref_t wakeref; 724 int ret = 0; 725 726 wakeref = intel_display_power_get_if_enabled(display, 727 intel_encoder->power_domain); 728 if (drm_WARN_ON(display->drm, !wakeref)) 729 return -ENXIO; 730 731 intel_de_rmw(display, TRANS_DDI_FUNC_CTL(display, cpu_transcoder), 732 hdcp_mask, enable ? hdcp_mask : 0); 733 intel_display_power_put(display, intel_encoder->power_domain, wakeref); 734 return ret; 735 } 736 737 bool intel_ddi_connector_get_hw_state(struct intel_connector *intel_connector) 738 { 739 struct intel_display *display = to_intel_display(intel_connector); 740 struct intel_encoder *encoder = intel_attached_encoder(intel_connector); 741 int type = intel_connector->base.connector_type; 742 enum port port = encoder->port; 743 enum transcoder cpu_transcoder; 744 intel_wakeref_t wakeref; 745 enum pipe pipe = 0; 746 u32 ddi_mode; 747 bool ret; 748 749 wakeref = intel_display_power_get_if_enabled(display, 750 encoder->power_domain); 751 if (!wakeref) 752 return false; 753 754 /* Note: This returns false for DP MST primary encoders. */ 755 if (!encoder->get_hw_state(encoder, &pipe)) { 756 ret = false; 757 goto out; 758 } 759 760 if (HAS_TRANSCODER(display, TRANSCODER_EDP) && port == PORT_A) 761 cpu_transcoder = TRANSCODER_EDP; 762 else 763 cpu_transcoder = (enum transcoder) pipe; 764 765 ddi_mode = intel_de_read(display, TRANS_DDI_FUNC_CTL(display, cpu_transcoder)) & 766 TRANS_DDI_MODE_SELECT_MASK; 767 768 if (ddi_mode == TRANS_DDI_MODE_SELECT_HDMI || 769 ddi_mode == TRANS_DDI_MODE_SELECT_DVI) { 770 ret = type == DRM_MODE_CONNECTOR_HDMIA; 771 } else if (ddi_mode == TRANS_DDI_MODE_SELECT_FDI_OR_128B132B && !HAS_DP20(display)) { 772 ret = type == DRM_MODE_CONNECTOR_VGA; 773 } else if (ddi_mode == TRANS_DDI_MODE_SELECT_DP_SST) { 774 ret = type == DRM_MODE_CONNECTOR_eDP || 775 type == DRM_MODE_CONNECTOR_DisplayPort; 776 } else if (ddi_mode == TRANS_DDI_MODE_SELECT_FDI_OR_128B132B && HAS_DP20(display)) { 777 /* 778 * encoder->get_hw_state() should have bailed out on MST. This 779 * must be SST and non-eDP. 780 */ 781 ret = type == DRM_MODE_CONNECTOR_DisplayPort; 782 } else if (drm_WARN_ON(display->drm, ddi_mode == TRANS_DDI_MODE_SELECT_DP_MST)) { 783 /* encoder->get_hw_state() should have bailed out on MST. */ 784 ret = false; 785 } else { 786 ret = false; 787 } 788 789 out: 790 intel_display_power_put(display, encoder->power_domain, wakeref); 791 792 return ret; 793 } 794 795 static void intel_ddi_get_encoder_pipes(struct intel_encoder *encoder, 796 u8 *pipe_mask, bool *is_dp_mst) 797 { 798 struct intel_display *display = to_intel_display(encoder); 799 enum port port = encoder->port; 800 intel_wakeref_t wakeref; 801 enum pipe p; 802 u32 tmp; 803 u8 mst_pipe_mask = 0, dp128b132b_pipe_mask = 0; 804 805 *pipe_mask = 0; 806 *is_dp_mst = false; 807 808 wakeref = intel_display_power_get_if_enabled(display, 809 encoder->power_domain); 810 if (!wakeref) 811 return; 812 813 tmp = intel_de_read(display, DDI_BUF_CTL(port)); 814 if (!(tmp & DDI_BUF_CTL_ENABLE)) 815 goto out; 816 817 if (HAS_TRANSCODER(display, TRANSCODER_EDP) && port == PORT_A) { 818 tmp = intel_de_read(display, 819 TRANS_DDI_FUNC_CTL(display, TRANSCODER_EDP)); 820 821 switch (tmp & TRANS_DDI_EDP_INPUT_MASK) { 822 default: 823 MISSING_CASE(tmp & TRANS_DDI_EDP_INPUT_MASK); 824 fallthrough; 825 case TRANS_DDI_EDP_INPUT_A_ON: 826 case TRANS_DDI_EDP_INPUT_A_ONOFF: 827 *pipe_mask = BIT(PIPE_A); 828 break; 829 case TRANS_DDI_EDP_INPUT_B_ONOFF: 830 *pipe_mask = BIT(PIPE_B); 831 break; 832 case TRANS_DDI_EDP_INPUT_C_ONOFF: 833 *pipe_mask = BIT(PIPE_C); 834 break; 835 } 836 837 goto out; 838 } 839 840 for_each_pipe(display, p) { 841 enum transcoder cpu_transcoder = (enum transcoder)p; 842 u32 port_mask, ddi_select, ddi_mode; 843 intel_wakeref_t trans_wakeref; 844 845 trans_wakeref = intel_display_power_get_if_enabled(display, 846 POWER_DOMAIN_TRANSCODER(cpu_transcoder)); 847 if (!trans_wakeref) 848 continue; 849 850 if (DISPLAY_VER(display) >= 12) { 851 port_mask = TGL_TRANS_DDI_PORT_MASK; 852 ddi_select = TGL_TRANS_DDI_SELECT_PORT(port); 853 } else { 854 port_mask = TRANS_DDI_PORT_MASK; 855 ddi_select = TRANS_DDI_SELECT_PORT(port); 856 } 857 858 tmp = intel_de_read(display, 859 TRANS_DDI_FUNC_CTL(display, cpu_transcoder)); 860 intel_display_power_put(display, POWER_DOMAIN_TRANSCODER(cpu_transcoder), 861 trans_wakeref); 862 863 if ((tmp & port_mask) != ddi_select) 864 continue; 865 866 ddi_mode = tmp & TRANS_DDI_MODE_SELECT_MASK; 867 868 if (ddi_mode == TRANS_DDI_MODE_SELECT_DP_MST) 869 mst_pipe_mask |= BIT(p); 870 else if (ddi_mode == TRANS_DDI_MODE_SELECT_FDI_OR_128B132B && HAS_DP20(display)) 871 dp128b132b_pipe_mask |= BIT(p); 872 873 *pipe_mask |= BIT(p); 874 } 875 876 if (!*pipe_mask) 877 drm_dbg_kms(display->drm, 878 "No pipe for [ENCODER:%d:%s] found\n", 879 encoder->base.base.id, encoder->base.name); 880 881 if (!mst_pipe_mask && dp128b132b_pipe_mask) { 882 struct intel_dp *intel_dp = enc_to_intel_dp(encoder); 883 884 /* 885 * If we don't have 8b/10b MST, but have more than one 886 * transcoder in 128b/132b mode, we know it must be 128b/132b 887 * MST. 888 * 889 * Otherwise, we fall back to checking the current MST 890 * state. It's not accurate for hardware takeover at probe, but 891 * we don't expect MST to have been enabled at that point, and 892 * can assume it's SST. 893 */ 894 if (hweight8(dp128b132b_pipe_mask) > 1 || 895 intel_dp_mst_active_streams(intel_dp)) 896 mst_pipe_mask = dp128b132b_pipe_mask; 897 } 898 899 if (!mst_pipe_mask && hweight8(*pipe_mask) > 1) { 900 drm_dbg_kms(display->drm, 901 "Multiple pipes for [ENCODER:%d:%s] (pipe_mask %02x)\n", 902 encoder->base.base.id, encoder->base.name, 903 *pipe_mask); 904 *pipe_mask = BIT(ffs(*pipe_mask) - 1); 905 } 906 907 if (mst_pipe_mask && mst_pipe_mask != *pipe_mask) 908 drm_dbg_kms(display->drm, 909 "Conflicting MST and non-MST state for [ENCODER:%d:%s] (pipe masks: all %02x, MST %02x, 128b/132b %02x)\n", 910 encoder->base.base.id, encoder->base.name, 911 *pipe_mask, mst_pipe_mask, dp128b132b_pipe_mask); 912 else 913 *is_dp_mst = mst_pipe_mask; 914 915 out: 916 if (*pipe_mask && (display->platform.geminilake || display->platform.broxton)) { 917 tmp = intel_de_read(display, BXT_PHY_CTL(port)); 918 if ((tmp & (BXT_PHY_CMNLANE_POWERDOWN_ACK | 919 BXT_PHY_LANE_POWERDOWN_ACK | 920 BXT_PHY_LANE_ENABLED)) != BXT_PHY_LANE_ENABLED) 921 drm_err(display->drm, 922 "[ENCODER:%d:%s] enabled but PHY powered down? (PHY_CTL %08x)\n", 923 encoder->base.base.id, encoder->base.name, tmp); 924 } 925 926 intel_display_power_put(display, encoder->power_domain, wakeref); 927 } 928 929 bool intel_ddi_get_hw_state(struct intel_encoder *encoder, 930 enum pipe *pipe) 931 { 932 u8 pipe_mask; 933 bool is_mst; 934 935 intel_ddi_get_encoder_pipes(encoder, &pipe_mask, &is_mst); 936 937 if (is_mst || !pipe_mask) 938 return false; 939 940 *pipe = ffs(pipe_mask) - 1; 941 942 return true; 943 } 944 945 static enum intel_display_power_domain 946 intel_ddi_main_link_aux_domain(struct intel_digital_port *dig_port, 947 const struct intel_crtc_state *crtc_state) 948 { 949 struct intel_display *display = to_intel_display(dig_port); 950 951 /* 952 * ICL+ HW requires corresponding AUX IOs to be powered up for PSR with 953 * DC states enabled at the same time, while for driver initiated AUX 954 * transfers we need the same AUX IOs to be powered but with DC states 955 * disabled. Accordingly use the AUX_IO_<port> power domain here which 956 * leaves DC states enabled. 957 * 958 * Before MTL TypeC PHYs (in all TypeC modes and both DP/HDMI) also require 959 * AUX IO to be enabled, but all these require DC_OFF to be enabled as 960 * well, so we can acquire a wider AUX_<port> power domain reference 961 * instead of a specific AUX_IO_<port> reference without powering up any 962 * extra wells. 963 */ 964 if (intel_psr_needs_aux_io_power(&dig_port->base, crtc_state)) 965 return intel_display_power_aux_io_domain(display, dig_port->aux_ch); 966 else if (DISPLAY_VER(display) < 14 && 967 (intel_crtc_has_dp_encoder(crtc_state) || 968 intel_encoder_is_tc(&dig_port->base))) 969 return intel_aux_power_domain(dig_port); 970 else 971 return POWER_DOMAIN_INVALID; 972 } 973 974 static void 975 main_link_aux_power_domain_get(struct intel_digital_port *dig_port, 976 const struct intel_crtc_state *crtc_state) 977 { 978 struct intel_display *display = to_intel_display(dig_port); 979 enum intel_display_power_domain domain = 980 intel_ddi_main_link_aux_domain(dig_port, crtc_state); 981 982 drm_WARN_ON(display->drm, dig_port->aux_wakeref); 983 984 if (domain == POWER_DOMAIN_INVALID) 985 return; 986 987 dig_port->aux_wakeref = intel_display_power_get(display, domain); 988 } 989 990 static void 991 main_link_aux_power_domain_put(struct intel_digital_port *dig_port, 992 const struct intel_crtc_state *crtc_state) 993 { 994 struct intel_display *display = to_intel_display(dig_port); 995 enum intel_display_power_domain domain = 996 intel_ddi_main_link_aux_domain(dig_port, crtc_state); 997 intel_wakeref_t wf; 998 999 wf = fetch_and_zero(&dig_port->aux_wakeref); 1000 if (!wf) 1001 return; 1002 1003 intel_display_power_put(display, domain, wf); 1004 } 1005 1006 static void intel_ddi_get_power_domains(struct intel_encoder *encoder, 1007 struct intel_crtc_state *crtc_state) 1008 { 1009 struct intel_display *display = to_intel_display(encoder); 1010 struct intel_digital_port *dig_port; 1011 1012 /* 1013 * TODO: Add support for MST encoders. Atm, the following should never 1014 * happen since fake-MST encoders don't set their get_power_domains() 1015 * hook. 1016 */ 1017 if (drm_WARN_ON(display->drm, 1018 intel_crtc_has_type(crtc_state, INTEL_OUTPUT_DP_MST))) 1019 return; 1020 1021 dig_port = enc_to_dig_port(encoder); 1022 1023 if (!intel_tc_port_in_tbt_alt_mode(dig_port)) { 1024 drm_WARN_ON(display->drm, dig_port->ddi_io_wakeref); 1025 dig_port->ddi_io_wakeref = intel_display_power_get(display, 1026 dig_port->ddi_io_power_domain); 1027 } 1028 1029 main_link_aux_power_domain_get(dig_port, crtc_state); 1030 } 1031 1032 void intel_ddi_enable_transcoder_clock(struct intel_encoder *encoder, 1033 const struct intel_crtc_state *crtc_state) 1034 { 1035 struct intel_display *display = to_intel_display(crtc_state); 1036 enum transcoder cpu_transcoder = crtc_state->cpu_transcoder; 1037 enum phy phy = intel_encoder_to_phy(encoder); 1038 u32 val; 1039 1040 if (cpu_transcoder == TRANSCODER_EDP) 1041 return; 1042 1043 if (DISPLAY_VER(display) >= 13) 1044 val = TGL_TRANS_CLK_SEL_PORT(phy); 1045 else if (DISPLAY_VER(display) >= 12) 1046 val = TGL_TRANS_CLK_SEL_PORT(encoder->port); 1047 else 1048 val = TRANS_CLK_SEL_PORT(encoder->port); 1049 1050 intel_de_write(display, TRANS_CLK_SEL(cpu_transcoder), val); 1051 } 1052 1053 void intel_ddi_disable_transcoder_clock(const struct intel_crtc_state *crtc_state) 1054 { 1055 struct intel_display *display = to_intel_display(crtc_state); 1056 enum transcoder cpu_transcoder = crtc_state->cpu_transcoder; 1057 u32 val; 1058 1059 if (cpu_transcoder == TRANSCODER_EDP) 1060 return; 1061 1062 if (DISPLAY_VER(display) >= 12) 1063 val = TGL_TRANS_CLK_SEL_DISABLED; 1064 else 1065 val = TRANS_CLK_SEL_DISABLED; 1066 1067 intel_de_write(display, TRANS_CLK_SEL(cpu_transcoder), val); 1068 } 1069 1070 static void _skl_ddi_set_iboost(struct intel_display *display, 1071 enum port port, u8 iboost) 1072 { 1073 u32 tmp; 1074 1075 tmp = intel_de_read(display, DISPIO_CR_TX_BMU_CR0); 1076 tmp &= ~(BALANCE_LEG_MASK(port) | BALANCE_LEG_DISABLE(port)); 1077 if (iboost) 1078 tmp |= iboost << BALANCE_LEG_SHIFT(port); 1079 else 1080 tmp |= BALANCE_LEG_DISABLE(port); 1081 intel_de_write(display, DISPIO_CR_TX_BMU_CR0, tmp); 1082 } 1083 1084 static void skl_ddi_set_iboost(struct intel_encoder *encoder, 1085 const struct intel_crtc_state *crtc_state, 1086 int level) 1087 { 1088 struct intel_display *display = to_intel_display(encoder); 1089 struct intel_digital_port *dig_port = enc_to_dig_port(encoder); 1090 u8 iboost; 1091 1092 if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI)) 1093 iboost = intel_bios_hdmi_boost_level(encoder->devdata); 1094 else 1095 iboost = intel_bios_dp_boost_level(encoder->devdata); 1096 1097 if (iboost == 0) { 1098 const struct intel_ddi_buf_trans *trans; 1099 int n_entries; 1100 1101 trans = encoder->get_buf_trans(encoder, crtc_state, &n_entries); 1102 if (drm_WARN_ON_ONCE(display->drm, !trans)) 1103 return; 1104 1105 iboost = trans->entries[level].hsw.i_boost; 1106 } 1107 1108 /* Make sure that the requested I_boost is valid */ 1109 if (iboost && iboost != 0x1 && iboost != 0x3 && iboost != 0x7) { 1110 drm_err(display->drm, "Invalid I_boost value %u\n", iboost); 1111 return; 1112 } 1113 1114 _skl_ddi_set_iboost(display, encoder->port, iboost); 1115 1116 if (encoder->port == PORT_A && dig_port->max_lanes == 4) 1117 _skl_ddi_set_iboost(display, PORT_E, iboost); 1118 } 1119 1120 static u8 intel_ddi_dp_voltage_max(struct intel_dp *intel_dp, 1121 const struct intel_crtc_state *crtc_state) 1122 { 1123 struct intel_display *display = to_intel_display(intel_dp); 1124 struct intel_encoder *encoder = &dp_to_dig_port(intel_dp)->base; 1125 int n_entries; 1126 1127 encoder->get_buf_trans(encoder, crtc_state, &n_entries); 1128 1129 if (drm_WARN_ON(display->drm, n_entries < 1)) 1130 n_entries = 1; 1131 if (drm_WARN_ON(display->drm, 1132 n_entries > ARRAY_SIZE(index_to_dp_signal_levels))) 1133 n_entries = ARRAY_SIZE(index_to_dp_signal_levels); 1134 1135 return index_to_dp_signal_levels[n_entries - 1] & 1136 DP_TRAIN_VOLTAGE_SWING_MASK; 1137 } 1138 1139 /* 1140 * We assume that the full set of pre-emphasis values can be 1141 * used on all DDI platforms. Should that change we need to 1142 * rethink this code. 1143 */ 1144 static u8 intel_ddi_dp_preemph_max(struct intel_dp *intel_dp) 1145 { 1146 return DP_TRAIN_PRE_EMPH_LEVEL_3; 1147 } 1148 1149 static u32 icl_combo_phy_loadgen_select(const struct intel_crtc_state *crtc_state, 1150 int lane) 1151 { 1152 if (crtc_state->port_clock > 600000) 1153 return 0; 1154 1155 if (crtc_state->lane_count == 4) 1156 return lane >= 1 ? LOADGEN_SELECT : 0; 1157 else 1158 return lane == 1 || lane == 2 ? LOADGEN_SELECT : 0; 1159 } 1160 1161 static void icl_ddi_combo_vswing_program(struct intel_encoder *encoder, 1162 const struct intel_crtc_state *crtc_state) 1163 { 1164 struct intel_display *display = to_intel_display(encoder); 1165 const struct intel_ddi_buf_trans *trans; 1166 enum phy phy = intel_encoder_to_phy(encoder); 1167 int n_entries, ln; 1168 u32 val; 1169 1170 trans = encoder->get_buf_trans(encoder, crtc_state, &n_entries); 1171 if (drm_WARN_ON_ONCE(display->drm, !trans)) 1172 return; 1173 1174 if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_EDP)) { 1175 struct intel_dp *intel_dp = enc_to_intel_dp(encoder); 1176 1177 val = EDP4K2K_MODE_OVRD_EN | EDP4K2K_MODE_OVRD_OPTIMIZED; 1178 intel_dp->hobl_active = is_hobl_buf_trans(trans); 1179 intel_de_rmw(display, ICL_PORT_CL_DW10(phy), val, 1180 intel_dp->hobl_active ? val : 0); 1181 } 1182 1183 /* Set PORT_TX_DW5 */ 1184 val = intel_de_read(display, ICL_PORT_TX_DW5_LN(0, phy)); 1185 val &= ~(SCALING_MODE_SEL_MASK | RTERM_SELECT_MASK | 1186 COEFF_POLARITY | CURSOR_PROGRAM | 1187 TAP2_DISABLE | TAP3_DISABLE); 1188 val |= SCALING_MODE_SEL(0x2); 1189 val |= RTERM_SELECT(0x6); 1190 val |= TAP3_DISABLE; 1191 intel_de_write(display, ICL_PORT_TX_DW5_GRP(phy), val); 1192 1193 /* Program PORT_TX_DW2 */ 1194 for (ln = 0; ln < 4; ln++) { 1195 int level = intel_ddi_level(encoder, crtc_state, ln); 1196 1197 intel_de_rmw(display, ICL_PORT_TX_DW2_LN(ln, phy), 1198 SWING_SEL_UPPER_MASK | SWING_SEL_LOWER_MASK | RCOMP_SCALAR_MASK, 1199 SWING_SEL_UPPER(trans->entries[level].icl.dw2_swing_sel) | 1200 SWING_SEL_LOWER(trans->entries[level].icl.dw2_swing_sel) | 1201 RCOMP_SCALAR(0x98)); 1202 } 1203 1204 /* Program PORT_TX_DW4 */ 1205 /* We cannot write to GRP. It would overwrite individual loadgen. */ 1206 for (ln = 0; ln < 4; ln++) { 1207 int level = intel_ddi_level(encoder, crtc_state, ln); 1208 1209 intel_de_rmw(display, ICL_PORT_TX_DW4_LN(ln, phy), 1210 POST_CURSOR_1_MASK | POST_CURSOR_2_MASK | CURSOR_COEFF_MASK, 1211 POST_CURSOR_1(trans->entries[level].icl.dw4_post_cursor_1) | 1212 POST_CURSOR_2(trans->entries[level].icl.dw4_post_cursor_2) | 1213 CURSOR_COEFF(trans->entries[level].icl.dw4_cursor_coeff)); 1214 } 1215 1216 /* Program PORT_TX_DW7 */ 1217 for (ln = 0; ln < 4; ln++) { 1218 int level = intel_ddi_level(encoder, crtc_state, ln); 1219 1220 intel_de_rmw(display, ICL_PORT_TX_DW7_LN(ln, phy), 1221 N_SCALAR_MASK, 1222 N_SCALAR(trans->entries[level].icl.dw7_n_scalar)); 1223 } 1224 } 1225 1226 static void icl_combo_phy_set_signal_levels(struct intel_encoder *encoder, 1227 const struct intel_crtc_state *crtc_state) 1228 { 1229 struct intel_display *display = to_intel_display(encoder); 1230 enum phy phy = intel_encoder_to_phy(encoder); 1231 u32 val; 1232 int ln; 1233 1234 /* 1235 * 1. If port type is eDP or DP, 1236 * set PORT_PCS_DW1 cmnkeeper_enable to 1b, 1237 * else clear to 0b. 1238 */ 1239 val = intel_de_read(display, ICL_PORT_PCS_DW1_LN(0, phy)); 1240 if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI)) 1241 val &= ~COMMON_KEEPER_EN; 1242 else 1243 val |= COMMON_KEEPER_EN; 1244 intel_de_write(display, ICL_PORT_PCS_DW1_GRP(phy), val); 1245 1246 /* 2. Program loadgen select */ 1247 /* 1248 * Program PORT_TX_DW4 depending on Bit rate and used lanes 1249 * <= 6 GHz and 4 lanes (LN0=0, LN1=1, LN2=1, LN3=1) 1250 * <= 6 GHz and 1,2 lanes (LN0=0, LN1=1, LN2=1, LN3=0) 1251 * > 6 GHz (LN0=0, LN1=0, LN2=0, LN3=0) 1252 */ 1253 for (ln = 0; ln < 4; ln++) { 1254 intel_de_rmw(display, ICL_PORT_TX_DW4_LN(ln, phy), 1255 LOADGEN_SELECT, 1256 icl_combo_phy_loadgen_select(crtc_state, ln)); 1257 } 1258 1259 /* 3. Set PORT_CL_DW5 SUS Clock Config to 11b */ 1260 intel_de_rmw(display, ICL_PORT_CL_DW5(phy), 1261 0, SUS_CLOCK_CONFIG); 1262 1263 /* 4. Clear training enable to change swing values */ 1264 val = intel_de_read(display, ICL_PORT_TX_DW5_LN(0, phy)); 1265 val &= ~TX_TRAINING_EN; 1266 intel_de_write(display, ICL_PORT_TX_DW5_GRP(phy), val); 1267 1268 /* 5. Program swing and de-emphasis */ 1269 icl_ddi_combo_vswing_program(encoder, crtc_state); 1270 1271 /* 6. Set training enable to trigger update */ 1272 val = intel_de_read(display, ICL_PORT_TX_DW5_LN(0, phy)); 1273 val |= TX_TRAINING_EN; 1274 intel_de_write(display, ICL_PORT_TX_DW5_GRP(phy), val); 1275 } 1276 1277 static void icl_mg_phy_set_signal_levels(struct intel_encoder *encoder, 1278 const struct intel_crtc_state *crtc_state) 1279 { 1280 struct intel_display *display = to_intel_display(encoder); 1281 enum tc_port tc_port = intel_encoder_to_tc(encoder); 1282 const struct intel_ddi_buf_trans *trans; 1283 int n_entries, ln; 1284 1285 if (intel_tc_port_in_tbt_alt_mode(enc_to_dig_port(encoder))) 1286 return; 1287 1288 trans = encoder->get_buf_trans(encoder, crtc_state, &n_entries); 1289 if (drm_WARN_ON_ONCE(display->drm, !trans)) 1290 return; 1291 1292 for (ln = 0; ln < 2; ln++) { 1293 intel_de_rmw(display, MG_TX1_LINK_PARAMS(ln, tc_port), 1294 CRI_USE_FS32, 0); 1295 intel_de_rmw(display, MG_TX2_LINK_PARAMS(ln, tc_port), 1296 CRI_USE_FS32, 0); 1297 } 1298 1299 /* Program MG_TX_SWINGCTRL with values from vswing table */ 1300 for (ln = 0; ln < 2; ln++) { 1301 int level; 1302 1303 level = intel_ddi_level(encoder, crtc_state, 2*ln+0); 1304 1305 intel_de_rmw(display, MG_TX1_SWINGCTRL(ln, tc_port), 1306 CRI_TXDEEMPH_OVERRIDE_17_12_MASK, 1307 CRI_TXDEEMPH_OVERRIDE_17_12(trans->entries[level].mg.cri_txdeemph_override_17_12)); 1308 1309 level = intel_ddi_level(encoder, crtc_state, 2*ln+1); 1310 1311 intel_de_rmw(display, MG_TX2_SWINGCTRL(ln, tc_port), 1312 CRI_TXDEEMPH_OVERRIDE_17_12_MASK, 1313 CRI_TXDEEMPH_OVERRIDE_17_12(trans->entries[level].mg.cri_txdeemph_override_17_12)); 1314 } 1315 1316 /* Program MG_TX_DRVCTRL with values from vswing table */ 1317 for (ln = 0; ln < 2; ln++) { 1318 int level; 1319 1320 level = intel_ddi_level(encoder, crtc_state, 2*ln+0); 1321 1322 intel_de_rmw(display, MG_TX1_DRVCTRL(ln, tc_port), 1323 CRI_TXDEEMPH_OVERRIDE_11_6_MASK | 1324 CRI_TXDEEMPH_OVERRIDE_5_0_MASK, 1325 CRI_TXDEEMPH_OVERRIDE_11_6(trans->entries[level].mg.cri_txdeemph_override_11_6) | 1326 CRI_TXDEEMPH_OVERRIDE_5_0(trans->entries[level].mg.cri_txdeemph_override_5_0) | 1327 CRI_TXDEEMPH_OVERRIDE_EN); 1328 1329 level = intel_ddi_level(encoder, crtc_state, 2*ln+1); 1330 1331 intel_de_rmw(display, MG_TX2_DRVCTRL(ln, tc_port), 1332 CRI_TXDEEMPH_OVERRIDE_11_6_MASK | 1333 CRI_TXDEEMPH_OVERRIDE_5_0_MASK, 1334 CRI_TXDEEMPH_OVERRIDE_11_6(trans->entries[level].mg.cri_txdeemph_override_11_6) | 1335 CRI_TXDEEMPH_OVERRIDE_5_0(trans->entries[level].mg.cri_txdeemph_override_5_0) | 1336 CRI_TXDEEMPH_OVERRIDE_EN); 1337 1338 /* FIXME: Program CRI_LOADGEN_SEL after the spec is updated */ 1339 } 1340 1341 /* 1342 * Program MG_CLKHUB<LN, port being used> with value from frequency table 1343 * In case of Legacy mode on MG PHY, both TX1 and TX2 enabled so use the 1344 * values from table for which TX1 and TX2 enabled. 1345 */ 1346 for (ln = 0; ln < 2; ln++) { 1347 intel_de_rmw(display, MG_CLKHUB(ln, tc_port), 1348 CFG_LOW_RATE_LKREN_EN, 1349 crtc_state->port_clock < 300000 ? CFG_LOW_RATE_LKREN_EN : 0); 1350 } 1351 1352 /* Program the MG_TX_DCC<LN, port being used> based on the link frequency */ 1353 for (ln = 0; ln < 2; ln++) { 1354 intel_de_rmw(display, MG_TX1_DCC(ln, tc_port), 1355 CFG_AMI_CK_DIV_OVERRIDE_VAL_MASK | 1356 CFG_AMI_CK_DIV_OVERRIDE_EN, 1357 crtc_state->port_clock > 500000 ? 1358 CFG_AMI_CK_DIV_OVERRIDE_VAL(1) | 1359 CFG_AMI_CK_DIV_OVERRIDE_EN : 0); 1360 1361 intel_de_rmw(display, MG_TX2_DCC(ln, tc_port), 1362 CFG_AMI_CK_DIV_OVERRIDE_VAL_MASK | 1363 CFG_AMI_CK_DIV_OVERRIDE_EN, 1364 crtc_state->port_clock > 500000 ? 1365 CFG_AMI_CK_DIV_OVERRIDE_VAL(1) | 1366 CFG_AMI_CK_DIV_OVERRIDE_EN : 0); 1367 } 1368 1369 /* Program MG_TX_PISO_READLOAD with values from vswing table */ 1370 for (ln = 0; ln < 2; ln++) { 1371 intel_de_rmw(display, MG_TX1_PISO_READLOAD(ln, tc_port), 1372 0, CRI_CALCINIT); 1373 intel_de_rmw(display, MG_TX2_PISO_READLOAD(ln, tc_port), 1374 0, CRI_CALCINIT); 1375 } 1376 } 1377 1378 static void tgl_dkl_phy_set_signal_levels(struct intel_encoder *encoder, 1379 const struct intel_crtc_state *crtc_state) 1380 { 1381 struct intel_display *display = to_intel_display(encoder); 1382 enum tc_port tc_port = intel_encoder_to_tc(encoder); 1383 const struct intel_ddi_buf_trans *trans; 1384 int n_entries, ln; 1385 1386 if (intel_tc_port_in_tbt_alt_mode(enc_to_dig_port(encoder))) 1387 return; 1388 1389 trans = encoder->get_buf_trans(encoder, crtc_state, &n_entries); 1390 if (drm_WARN_ON_ONCE(display->drm, !trans)) 1391 return; 1392 1393 for (ln = 0; ln < 2; ln++) { 1394 int level; 1395 1396 intel_dkl_phy_write(display, DKL_TX_PMD_LANE_SUS(tc_port, ln), 0); 1397 1398 level = intel_ddi_level(encoder, crtc_state, 2*ln+0); 1399 1400 intel_dkl_phy_rmw(display, DKL_TX_DPCNTL0(tc_port, ln), 1401 DKL_TX_PRESHOOT_COEFF_MASK | 1402 DKL_TX_DE_EMPAHSIS_COEFF_MASK | 1403 DKL_TX_VSWING_CONTROL_MASK, 1404 DKL_TX_PRESHOOT_COEFF(trans->entries[level].dkl.preshoot) | 1405 DKL_TX_DE_EMPHASIS_COEFF(trans->entries[level].dkl.de_emphasis) | 1406 DKL_TX_VSWING_CONTROL(trans->entries[level].dkl.vswing)); 1407 1408 level = intel_ddi_level(encoder, crtc_state, 2*ln+1); 1409 1410 intel_dkl_phy_rmw(display, DKL_TX_DPCNTL1(tc_port, ln), 1411 DKL_TX_PRESHOOT_COEFF_MASK | 1412 DKL_TX_DE_EMPAHSIS_COEFF_MASK | 1413 DKL_TX_VSWING_CONTROL_MASK, 1414 DKL_TX_PRESHOOT_COEFF(trans->entries[level].dkl.preshoot) | 1415 DKL_TX_DE_EMPHASIS_COEFF(trans->entries[level].dkl.de_emphasis) | 1416 DKL_TX_VSWING_CONTROL(trans->entries[level].dkl.vswing)); 1417 1418 intel_dkl_phy_rmw(display, DKL_TX_DPCNTL2(tc_port, ln), 1419 DKL_TX_DP20BITMODE, 0); 1420 1421 if (display->platform.alderlake_p) { 1422 u32 val; 1423 1424 if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI)) { 1425 if (ln == 0) { 1426 val = DKL_TX_DPCNTL2_CFG_LOADGENSELECT_TX1(0); 1427 val |= DKL_TX_DPCNTL2_CFG_LOADGENSELECT_TX2(2); 1428 } else { 1429 val = DKL_TX_DPCNTL2_CFG_LOADGENSELECT_TX1(3); 1430 val |= DKL_TX_DPCNTL2_CFG_LOADGENSELECT_TX2(3); 1431 } 1432 } else { 1433 val = DKL_TX_DPCNTL2_CFG_LOADGENSELECT_TX1(0); 1434 val |= DKL_TX_DPCNTL2_CFG_LOADGENSELECT_TX2(0); 1435 } 1436 1437 intel_dkl_phy_rmw(display, DKL_TX_DPCNTL2(tc_port, ln), 1438 DKL_TX_DPCNTL2_CFG_LOADGENSELECT_TX1_MASK | 1439 DKL_TX_DPCNTL2_CFG_LOADGENSELECT_TX2_MASK, 1440 val); 1441 } 1442 } 1443 } 1444 1445 static int translate_signal_level(struct intel_dp *intel_dp, 1446 u8 signal_levels) 1447 { 1448 struct intel_display *display = to_intel_display(intel_dp); 1449 int i; 1450 1451 for (i = 0; i < ARRAY_SIZE(index_to_dp_signal_levels); i++) { 1452 if (index_to_dp_signal_levels[i] == signal_levels) 1453 return i; 1454 } 1455 1456 drm_WARN(display->drm, 1, 1457 "Unsupported voltage swing/pre-emphasis level: 0x%x\n", 1458 signal_levels); 1459 1460 return 0; 1461 } 1462 1463 static int intel_ddi_dp_level(struct intel_dp *intel_dp, 1464 const struct intel_crtc_state *crtc_state, 1465 int lane) 1466 { 1467 u8 train_set = intel_dp->train_set[lane]; 1468 1469 if (intel_dp_is_uhbr(crtc_state)) { 1470 return train_set & DP_TX_FFE_PRESET_VALUE_MASK; 1471 } else { 1472 u8 signal_levels = train_set & (DP_TRAIN_VOLTAGE_SWING_MASK | 1473 DP_TRAIN_PRE_EMPHASIS_MASK); 1474 1475 return translate_signal_level(intel_dp, signal_levels); 1476 } 1477 } 1478 1479 int intel_ddi_level(struct intel_encoder *encoder, 1480 const struct intel_crtc_state *crtc_state, 1481 int lane) 1482 { 1483 struct intel_display *display = to_intel_display(encoder); 1484 const struct intel_ddi_buf_trans *trans; 1485 int level, n_entries; 1486 1487 trans = encoder->get_buf_trans(encoder, crtc_state, &n_entries); 1488 if (drm_WARN_ON_ONCE(display->drm, !trans)) 1489 return 0; 1490 1491 if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI)) 1492 level = intel_ddi_hdmi_level(encoder, trans); 1493 else 1494 level = intel_ddi_dp_level(enc_to_intel_dp(encoder), crtc_state, 1495 lane); 1496 1497 if (drm_WARN_ON_ONCE(display->drm, level >= n_entries)) 1498 level = n_entries - 1; 1499 1500 return level; 1501 } 1502 1503 static void 1504 hsw_set_signal_levels(struct intel_encoder *encoder, 1505 const struct intel_crtc_state *crtc_state) 1506 { 1507 struct intel_display *display = to_intel_display(encoder); 1508 struct intel_dp *intel_dp = enc_to_intel_dp(encoder); 1509 int level = intel_ddi_level(encoder, crtc_state, 0); 1510 enum port port = encoder->port; 1511 u32 signal_levels; 1512 1513 if (has_iboost(display)) 1514 skl_ddi_set_iboost(encoder, crtc_state, level); 1515 1516 /* HDMI ignores the rest */ 1517 if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI)) 1518 return; 1519 1520 signal_levels = DDI_BUF_TRANS_SELECT(level); 1521 1522 drm_dbg_kms(display->drm, "Using signal levels %08x\n", 1523 signal_levels); 1524 1525 intel_dp->DP &= ~DDI_BUF_EMP_MASK; 1526 intel_dp->DP |= signal_levels; 1527 1528 intel_de_write(display, DDI_BUF_CTL(port), intel_dp->DP); 1529 intel_de_posting_read(display, DDI_BUF_CTL(port)); 1530 } 1531 1532 static void _icl_ddi_enable_clock(struct intel_display *display, i915_reg_t reg, 1533 u32 clk_sel_mask, u32 clk_sel, u32 clk_off) 1534 { 1535 mutex_lock(&display->dpll.lock); 1536 1537 intel_de_rmw(display, reg, clk_sel_mask, clk_sel); 1538 1539 /* 1540 * "This step and the step before must be 1541 * done with separate register writes." 1542 */ 1543 intel_de_rmw(display, reg, clk_off, 0); 1544 1545 mutex_unlock(&display->dpll.lock); 1546 } 1547 1548 static void _icl_ddi_disable_clock(struct intel_display *display, i915_reg_t reg, 1549 u32 clk_off) 1550 { 1551 mutex_lock(&display->dpll.lock); 1552 1553 intel_de_rmw(display, reg, 0, clk_off); 1554 1555 mutex_unlock(&display->dpll.lock); 1556 } 1557 1558 static bool _icl_ddi_is_clock_enabled(struct intel_display *display, i915_reg_t reg, 1559 u32 clk_off) 1560 { 1561 return !(intel_de_read(display, reg) & clk_off); 1562 } 1563 1564 static struct intel_shared_dpll * 1565 _icl_ddi_get_pll(struct intel_display *display, i915_reg_t reg, 1566 u32 clk_sel_mask, u32 clk_sel_shift) 1567 { 1568 enum intel_dpll_id id; 1569 1570 id = (intel_de_read(display, reg) & clk_sel_mask) >> clk_sel_shift; 1571 1572 return intel_get_shared_dpll_by_id(display, id); 1573 } 1574 1575 static void adls_ddi_enable_clock(struct intel_encoder *encoder, 1576 const struct intel_crtc_state *crtc_state) 1577 { 1578 struct intel_display *display = to_intel_display(encoder); 1579 const struct intel_shared_dpll *pll = crtc_state->shared_dpll; 1580 enum phy phy = intel_encoder_to_phy(encoder); 1581 1582 if (drm_WARN_ON(display->drm, !pll)) 1583 return; 1584 1585 _icl_ddi_enable_clock(display, ADLS_DPCLKA_CFGCR(phy), 1586 ADLS_DPCLKA_CFGCR_DDI_CLK_SEL_MASK(phy), 1587 pll->info->id << ADLS_DPCLKA_CFGCR_DDI_SHIFT(phy), 1588 ICL_DPCLKA_CFGCR0_DDI_CLK_OFF(phy)); 1589 } 1590 1591 static void adls_ddi_disable_clock(struct intel_encoder *encoder) 1592 { 1593 struct intel_display *display = to_intel_display(encoder); 1594 enum phy phy = intel_encoder_to_phy(encoder); 1595 1596 _icl_ddi_disable_clock(display, ADLS_DPCLKA_CFGCR(phy), 1597 ICL_DPCLKA_CFGCR0_DDI_CLK_OFF(phy)); 1598 } 1599 1600 static bool adls_ddi_is_clock_enabled(struct intel_encoder *encoder) 1601 { 1602 struct intel_display *display = to_intel_display(encoder); 1603 enum phy phy = intel_encoder_to_phy(encoder); 1604 1605 return _icl_ddi_is_clock_enabled(display, ADLS_DPCLKA_CFGCR(phy), 1606 ICL_DPCLKA_CFGCR0_DDI_CLK_OFF(phy)); 1607 } 1608 1609 static struct intel_shared_dpll *adls_ddi_get_pll(struct intel_encoder *encoder) 1610 { 1611 struct intel_display *display = to_intel_display(encoder); 1612 enum phy phy = intel_encoder_to_phy(encoder); 1613 1614 return _icl_ddi_get_pll(display, ADLS_DPCLKA_CFGCR(phy), 1615 ADLS_DPCLKA_CFGCR_DDI_CLK_SEL_MASK(phy), 1616 ADLS_DPCLKA_CFGCR_DDI_SHIFT(phy)); 1617 } 1618 1619 static void rkl_ddi_enable_clock(struct intel_encoder *encoder, 1620 const struct intel_crtc_state *crtc_state) 1621 { 1622 struct intel_display *display = to_intel_display(encoder); 1623 const struct intel_shared_dpll *pll = crtc_state->shared_dpll; 1624 enum phy phy = intel_encoder_to_phy(encoder); 1625 1626 if (drm_WARN_ON(display->drm, !pll)) 1627 return; 1628 1629 _icl_ddi_enable_clock(display, ICL_DPCLKA_CFGCR0, 1630 RKL_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy), 1631 RKL_DPCLKA_CFGCR0_DDI_CLK_SEL(pll->info->id, phy), 1632 RKL_DPCLKA_CFGCR0_DDI_CLK_OFF(phy)); 1633 } 1634 1635 static void rkl_ddi_disable_clock(struct intel_encoder *encoder) 1636 { 1637 struct intel_display *display = to_intel_display(encoder); 1638 enum phy phy = intel_encoder_to_phy(encoder); 1639 1640 _icl_ddi_disable_clock(display, ICL_DPCLKA_CFGCR0, 1641 RKL_DPCLKA_CFGCR0_DDI_CLK_OFF(phy)); 1642 } 1643 1644 static bool rkl_ddi_is_clock_enabled(struct intel_encoder *encoder) 1645 { 1646 struct intel_display *display = to_intel_display(encoder); 1647 enum phy phy = intel_encoder_to_phy(encoder); 1648 1649 return _icl_ddi_is_clock_enabled(display, ICL_DPCLKA_CFGCR0, 1650 RKL_DPCLKA_CFGCR0_DDI_CLK_OFF(phy)); 1651 } 1652 1653 static struct intel_shared_dpll *rkl_ddi_get_pll(struct intel_encoder *encoder) 1654 { 1655 struct intel_display *display = to_intel_display(encoder); 1656 enum phy phy = intel_encoder_to_phy(encoder); 1657 1658 return _icl_ddi_get_pll(display, ICL_DPCLKA_CFGCR0, 1659 RKL_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy), 1660 RKL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)); 1661 } 1662 1663 static void dg1_ddi_enable_clock(struct intel_encoder *encoder, 1664 const struct intel_crtc_state *crtc_state) 1665 { 1666 struct intel_display *display = to_intel_display(encoder); 1667 const struct intel_shared_dpll *pll = crtc_state->shared_dpll; 1668 enum phy phy = intel_encoder_to_phy(encoder); 1669 1670 if (drm_WARN_ON(display->drm, !pll)) 1671 return; 1672 1673 /* 1674 * If we fail this, something went very wrong: first 2 PLLs should be 1675 * used by first 2 phys and last 2 PLLs by last phys 1676 */ 1677 if (drm_WARN_ON(display->drm, 1678 (pll->info->id < DPLL_ID_DG1_DPLL2 && phy >= PHY_C) || 1679 (pll->info->id >= DPLL_ID_DG1_DPLL2 && phy < PHY_C))) 1680 return; 1681 1682 _icl_ddi_enable_clock(display, DG1_DPCLKA_CFGCR0(phy), 1683 DG1_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy), 1684 DG1_DPCLKA_CFGCR0_DDI_CLK_SEL(pll->info->id, phy), 1685 DG1_DPCLKA_CFGCR0_DDI_CLK_OFF(phy)); 1686 } 1687 1688 static void dg1_ddi_disable_clock(struct intel_encoder *encoder) 1689 { 1690 struct intel_display *display = to_intel_display(encoder); 1691 enum phy phy = intel_encoder_to_phy(encoder); 1692 1693 _icl_ddi_disable_clock(display, DG1_DPCLKA_CFGCR0(phy), 1694 DG1_DPCLKA_CFGCR0_DDI_CLK_OFF(phy)); 1695 } 1696 1697 static bool dg1_ddi_is_clock_enabled(struct intel_encoder *encoder) 1698 { 1699 struct intel_display *display = to_intel_display(encoder); 1700 enum phy phy = intel_encoder_to_phy(encoder); 1701 1702 return _icl_ddi_is_clock_enabled(display, DG1_DPCLKA_CFGCR0(phy), 1703 DG1_DPCLKA_CFGCR0_DDI_CLK_OFF(phy)); 1704 } 1705 1706 static struct intel_shared_dpll *dg1_ddi_get_pll(struct intel_encoder *encoder) 1707 { 1708 struct intel_display *display = to_intel_display(encoder); 1709 enum phy phy = intel_encoder_to_phy(encoder); 1710 enum intel_dpll_id id; 1711 u32 val; 1712 1713 val = intel_de_read(display, DG1_DPCLKA_CFGCR0(phy)); 1714 val &= DG1_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy); 1715 val >>= DG1_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy); 1716 id = val; 1717 1718 /* 1719 * _DG1_DPCLKA0_CFGCR0 maps between DPLL 0 and 1 with one bit for phy A 1720 * and B while _DG1_DPCLKA1_CFGCR0 maps between DPLL 2 and 3 with one 1721 * bit for phy C and D. 1722 */ 1723 if (phy >= PHY_C) 1724 id += DPLL_ID_DG1_DPLL2; 1725 1726 return intel_get_shared_dpll_by_id(display, id); 1727 } 1728 1729 static void icl_ddi_combo_enable_clock(struct intel_encoder *encoder, 1730 const struct intel_crtc_state *crtc_state) 1731 { 1732 struct intel_display *display = to_intel_display(encoder); 1733 const struct intel_shared_dpll *pll = crtc_state->shared_dpll; 1734 enum phy phy = intel_encoder_to_phy(encoder); 1735 1736 if (drm_WARN_ON(display->drm, !pll)) 1737 return; 1738 1739 _icl_ddi_enable_clock(display, ICL_DPCLKA_CFGCR0, 1740 ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy), 1741 ICL_DPCLKA_CFGCR0_DDI_CLK_SEL(pll->info->id, phy), 1742 ICL_DPCLKA_CFGCR0_DDI_CLK_OFF(phy)); 1743 } 1744 1745 static void icl_ddi_combo_disable_clock(struct intel_encoder *encoder) 1746 { 1747 struct intel_display *display = to_intel_display(encoder); 1748 enum phy phy = intel_encoder_to_phy(encoder); 1749 1750 _icl_ddi_disable_clock(display, ICL_DPCLKA_CFGCR0, 1751 ICL_DPCLKA_CFGCR0_DDI_CLK_OFF(phy)); 1752 } 1753 1754 static bool icl_ddi_combo_is_clock_enabled(struct intel_encoder *encoder) 1755 { 1756 struct intel_display *display = to_intel_display(encoder); 1757 enum phy phy = intel_encoder_to_phy(encoder); 1758 1759 return _icl_ddi_is_clock_enabled(display, ICL_DPCLKA_CFGCR0, 1760 ICL_DPCLKA_CFGCR0_DDI_CLK_OFF(phy)); 1761 } 1762 1763 struct intel_shared_dpll *icl_ddi_combo_get_pll(struct intel_encoder *encoder) 1764 { 1765 struct intel_display *display = to_intel_display(encoder); 1766 enum phy phy = intel_encoder_to_phy(encoder); 1767 1768 return _icl_ddi_get_pll(display, ICL_DPCLKA_CFGCR0, 1769 ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy), 1770 ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)); 1771 } 1772 1773 static void jsl_ddi_tc_enable_clock(struct intel_encoder *encoder, 1774 const struct intel_crtc_state *crtc_state) 1775 { 1776 struct intel_display *display = to_intel_display(encoder); 1777 const struct intel_shared_dpll *pll = crtc_state->shared_dpll; 1778 enum port port = encoder->port; 1779 1780 if (drm_WARN_ON(display->drm, !pll)) 1781 return; 1782 1783 /* 1784 * "For DDIC and DDID, program DDI_CLK_SEL to map the MG clock to the port. 1785 * MG does not exist, but the programming is required to ungate DDIC and DDID." 1786 */ 1787 intel_de_write(display, DDI_CLK_SEL(port), DDI_CLK_SEL_MG); 1788 1789 icl_ddi_combo_enable_clock(encoder, crtc_state); 1790 } 1791 1792 static void jsl_ddi_tc_disable_clock(struct intel_encoder *encoder) 1793 { 1794 struct intel_display *display = to_intel_display(encoder); 1795 enum port port = encoder->port; 1796 1797 icl_ddi_combo_disable_clock(encoder); 1798 1799 intel_de_write(display, DDI_CLK_SEL(port), DDI_CLK_SEL_NONE); 1800 } 1801 1802 static bool jsl_ddi_tc_is_clock_enabled(struct intel_encoder *encoder) 1803 { 1804 struct intel_display *display = to_intel_display(encoder); 1805 enum port port = encoder->port; 1806 u32 tmp; 1807 1808 tmp = intel_de_read(display, DDI_CLK_SEL(port)); 1809 1810 if ((tmp & DDI_CLK_SEL_MASK) == DDI_CLK_SEL_NONE) 1811 return false; 1812 1813 return icl_ddi_combo_is_clock_enabled(encoder); 1814 } 1815 1816 static void icl_ddi_tc_enable_clock(struct intel_encoder *encoder, 1817 const struct intel_crtc_state *crtc_state) 1818 { 1819 struct intel_display *display = to_intel_display(encoder); 1820 const struct intel_shared_dpll *pll = crtc_state->shared_dpll; 1821 enum tc_port tc_port = intel_encoder_to_tc(encoder); 1822 enum port port = encoder->port; 1823 1824 if (drm_WARN_ON(display->drm, !pll)) 1825 return; 1826 1827 intel_de_write(display, DDI_CLK_SEL(port), 1828 icl_pll_to_ddi_clk_sel(encoder, crtc_state)); 1829 1830 mutex_lock(&display->dpll.lock); 1831 1832 intel_de_rmw(display, ICL_DPCLKA_CFGCR0, 1833 ICL_DPCLKA_CFGCR0_TC_CLK_OFF(tc_port), 0); 1834 1835 mutex_unlock(&display->dpll.lock); 1836 } 1837 1838 static void icl_ddi_tc_disable_clock(struct intel_encoder *encoder) 1839 { 1840 struct intel_display *display = to_intel_display(encoder); 1841 enum tc_port tc_port = intel_encoder_to_tc(encoder); 1842 enum port port = encoder->port; 1843 1844 mutex_lock(&display->dpll.lock); 1845 1846 intel_de_rmw(display, ICL_DPCLKA_CFGCR0, 1847 0, ICL_DPCLKA_CFGCR0_TC_CLK_OFF(tc_port)); 1848 1849 mutex_unlock(&display->dpll.lock); 1850 1851 intel_de_write(display, DDI_CLK_SEL(port), DDI_CLK_SEL_NONE); 1852 } 1853 1854 static bool icl_ddi_tc_is_clock_enabled(struct intel_encoder *encoder) 1855 { 1856 struct intel_display *display = to_intel_display(encoder); 1857 enum tc_port tc_port = intel_encoder_to_tc(encoder); 1858 enum port port = encoder->port; 1859 u32 tmp; 1860 1861 tmp = intel_de_read(display, DDI_CLK_SEL(port)); 1862 1863 if ((tmp & DDI_CLK_SEL_MASK) == DDI_CLK_SEL_NONE) 1864 return false; 1865 1866 tmp = intel_de_read(display, ICL_DPCLKA_CFGCR0); 1867 1868 return !(tmp & ICL_DPCLKA_CFGCR0_TC_CLK_OFF(tc_port)); 1869 } 1870 1871 static struct intel_shared_dpll *icl_ddi_tc_get_pll(struct intel_encoder *encoder) 1872 { 1873 struct intel_display *display = to_intel_display(encoder); 1874 enum tc_port tc_port = intel_encoder_to_tc(encoder); 1875 enum port port = encoder->port; 1876 enum intel_dpll_id id; 1877 u32 tmp; 1878 1879 tmp = intel_de_read(display, DDI_CLK_SEL(port)); 1880 1881 switch (tmp & DDI_CLK_SEL_MASK) { 1882 case DDI_CLK_SEL_TBT_162: 1883 case DDI_CLK_SEL_TBT_270: 1884 case DDI_CLK_SEL_TBT_540: 1885 case DDI_CLK_SEL_TBT_810: 1886 id = DPLL_ID_ICL_TBTPLL; 1887 break; 1888 case DDI_CLK_SEL_MG: 1889 id = icl_tc_port_to_pll_id(tc_port); 1890 break; 1891 default: 1892 MISSING_CASE(tmp); 1893 fallthrough; 1894 case DDI_CLK_SEL_NONE: 1895 return NULL; 1896 } 1897 1898 return intel_get_shared_dpll_by_id(display, id); 1899 } 1900 1901 static struct intel_shared_dpll *bxt_ddi_get_pll(struct intel_encoder *encoder) 1902 { 1903 struct intel_display *display = to_intel_display(encoder->base.dev); 1904 enum intel_dpll_id id; 1905 1906 switch (encoder->port) { 1907 case PORT_A: 1908 id = DPLL_ID_SKL_DPLL0; 1909 break; 1910 case PORT_B: 1911 id = DPLL_ID_SKL_DPLL1; 1912 break; 1913 case PORT_C: 1914 id = DPLL_ID_SKL_DPLL2; 1915 break; 1916 default: 1917 MISSING_CASE(encoder->port); 1918 return NULL; 1919 } 1920 1921 return intel_get_shared_dpll_by_id(display, id); 1922 } 1923 1924 static void skl_ddi_enable_clock(struct intel_encoder *encoder, 1925 const struct intel_crtc_state *crtc_state) 1926 { 1927 struct intel_display *display = to_intel_display(encoder); 1928 const struct intel_shared_dpll *pll = crtc_state->shared_dpll; 1929 enum port port = encoder->port; 1930 1931 if (drm_WARN_ON(display->drm, !pll)) 1932 return; 1933 1934 mutex_lock(&display->dpll.lock); 1935 1936 intel_de_rmw(display, DPLL_CTRL2, 1937 DPLL_CTRL2_DDI_CLK_OFF(port) | 1938 DPLL_CTRL2_DDI_CLK_SEL_MASK(port), 1939 DPLL_CTRL2_DDI_CLK_SEL(pll->info->id, port) | 1940 DPLL_CTRL2_DDI_SEL_OVERRIDE(port)); 1941 1942 mutex_unlock(&display->dpll.lock); 1943 } 1944 1945 static void skl_ddi_disable_clock(struct intel_encoder *encoder) 1946 { 1947 struct intel_display *display = to_intel_display(encoder); 1948 enum port port = encoder->port; 1949 1950 mutex_lock(&display->dpll.lock); 1951 1952 intel_de_rmw(display, DPLL_CTRL2, 1953 0, DPLL_CTRL2_DDI_CLK_OFF(port)); 1954 1955 mutex_unlock(&display->dpll.lock); 1956 } 1957 1958 static bool skl_ddi_is_clock_enabled(struct intel_encoder *encoder) 1959 { 1960 struct intel_display *display = to_intel_display(encoder); 1961 enum port port = encoder->port; 1962 1963 /* 1964 * FIXME Not sure if the override affects both 1965 * the PLL selection and the CLK_OFF bit. 1966 */ 1967 return !(intel_de_read(display, DPLL_CTRL2) & DPLL_CTRL2_DDI_CLK_OFF(port)); 1968 } 1969 1970 static struct intel_shared_dpll *skl_ddi_get_pll(struct intel_encoder *encoder) 1971 { 1972 struct intel_display *display = to_intel_display(encoder); 1973 enum port port = encoder->port; 1974 enum intel_dpll_id id; 1975 u32 tmp; 1976 1977 tmp = intel_de_read(display, DPLL_CTRL2); 1978 1979 /* 1980 * FIXME Not sure if the override affects both 1981 * the PLL selection and the CLK_OFF bit. 1982 */ 1983 if ((tmp & DPLL_CTRL2_DDI_SEL_OVERRIDE(port)) == 0) 1984 return NULL; 1985 1986 id = (tmp & DPLL_CTRL2_DDI_CLK_SEL_MASK(port)) >> 1987 DPLL_CTRL2_DDI_CLK_SEL_SHIFT(port); 1988 1989 return intel_get_shared_dpll_by_id(display, id); 1990 } 1991 1992 void hsw_ddi_enable_clock(struct intel_encoder *encoder, 1993 const struct intel_crtc_state *crtc_state) 1994 { 1995 struct intel_display *display = to_intel_display(encoder); 1996 const struct intel_shared_dpll *pll = crtc_state->shared_dpll; 1997 enum port port = encoder->port; 1998 1999 if (drm_WARN_ON(display->drm, !pll)) 2000 return; 2001 2002 intel_de_write(display, PORT_CLK_SEL(port), hsw_pll_to_ddi_pll_sel(pll)); 2003 } 2004 2005 void hsw_ddi_disable_clock(struct intel_encoder *encoder) 2006 { 2007 struct intel_display *display = to_intel_display(encoder); 2008 enum port port = encoder->port; 2009 2010 intel_de_write(display, PORT_CLK_SEL(port), PORT_CLK_SEL_NONE); 2011 } 2012 2013 bool hsw_ddi_is_clock_enabled(struct intel_encoder *encoder) 2014 { 2015 struct intel_display *display = to_intel_display(encoder); 2016 enum port port = encoder->port; 2017 2018 return intel_de_read(display, PORT_CLK_SEL(port)) != PORT_CLK_SEL_NONE; 2019 } 2020 2021 static struct intel_shared_dpll *hsw_ddi_get_pll(struct intel_encoder *encoder) 2022 { 2023 struct intel_display *display = to_intel_display(encoder); 2024 enum port port = encoder->port; 2025 enum intel_dpll_id id; 2026 u32 tmp; 2027 2028 tmp = intel_de_read(display, PORT_CLK_SEL(port)); 2029 2030 switch (tmp & PORT_CLK_SEL_MASK) { 2031 case PORT_CLK_SEL_WRPLL1: 2032 id = DPLL_ID_WRPLL1; 2033 break; 2034 case PORT_CLK_SEL_WRPLL2: 2035 id = DPLL_ID_WRPLL2; 2036 break; 2037 case PORT_CLK_SEL_SPLL: 2038 id = DPLL_ID_SPLL; 2039 break; 2040 case PORT_CLK_SEL_LCPLL_810: 2041 id = DPLL_ID_LCPLL_810; 2042 break; 2043 case PORT_CLK_SEL_LCPLL_1350: 2044 id = DPLL_ID_LCPLL_1350; 2045 break; 2046 case PORT_CLK_SEL_LCPLL_2700: 2047 id = DPLL_ID_LCPLL_2700; 2048 break; 2049 default: 2050 MISSING_CASE(tmp); 2051 fallthrough; 2052 case PORT_CLK_SEL_NONE: 2053 return NULL; 2054 } 2055 2056 return intel_get_shared_dpll_by_id(display, id); 2057 } 2058 2059 void intel_ddi_enable_clock(struct intel_encoder *encoder, 2060 const struct intel_crtc_state *crtc_state) 2061 { 2062 if (encoder->enable_clock) 2063 encoder->enable_clock(encoder, crtc_state); 2064 } 2065 2066 void intel_ddi_disable_clock(struct intel_encoder *encoder) 2067 { 2068 if (encoder->disable_clock) 2069 encoder->disable_clock(encoder); 2070 } 2071 2072 void intel_ddi_sanitize_encoder_pll_mapping(struct intel_encoder *encoder) 2073 { 2074 struct intel_display *display = to_intel_display(encoder); 2075 u32 port_mask; 2076 bool ddi_clk_needed; 2077 2078 /* 2079 * In case of DP MST, we sanitize the primary encoder only, not the 2080 * virtual ones. 2081 */ 2082 if (encoder->type == INTEL_OUTPUT_DP_MST) 2083 return; 2084 2085 if (!encoder->base.crtc && intel_encoder_is_dp(encoder)) { 2086 u8 pipe_mask; 2087 bool is_mst; 2088 2089 intel_ddi_get_encoder_pipes(encoder, &pipe_mask, &is_mst); 2090 /* 2091 * In the unlikely case that BIOS enables DP in MST mode, just 2092 * warn since our MST HW readout is incomplete. 2093 */ 2094 if (drm_WARN_ON(display->drm, is_mst)) 2095 return; 2096 } 2097 2098 port_mask = BIT(encoder->port); 2099 ddi_clk_needed = encoder->base.crtc; 2100 2101 if (encoder->type == INTEL_OUTPUT_DSI) { 2102 struct intel_encoder *other_encoder; 2103 2104 port_mask = intel_dsi_encoder_ports(encoder); 2105 /* 2106 * Sanity check that we haven't incorrectly registered another 2107 * encoder using any of the ports of this DSI encoder. 2108 */ 2109 for_each_intel_encoder(display->drm, other_encoder) { 2110 if (other_encoder == encoder) 2111 continue; 2112 2113 if (drm_WARN_ON(display->drm, 2114 port_mask & BIT(other_encoder->port))) 2115 return; 2116 } 2117 /* 2118 * For DSI we keep the ddi clocks gated 2119 * except during enable/disable sequence. 2120 */ 2121 ddi_clk_needed = false; 2122 } 2123 2124 if (ddi_clk_needed || !encoder->is_clock_enabled || 2125 !encoder->is_clock_enabled(encoder)) 2126 return; 2127 2128 drm_dbg_kms(display->drm, 2129 "[ENCODER:%d:%s] is disabled/in DSI mode with an ungated DDI clock, gate it\n", 2130 encoder->base.base.id, encoder->base.name); 2131 2132 encoder->disable_clock(encoder); 2133 } 2134 2135 static void 2136 tgl_dkl_phy_check_and_rewrite(struct intel_display *display, 2137 enum tc_port tc_port, u32 ln0, u32 ln1) 2138 { 2139 if (ln0 != intel_dkl_phy_read(display, DKL_DP_MODE(tc_port, 0))) 2140 intel_dkl_phy_write(display, DKL_DP_MODE(tc_port, 0), ln0); 2141 if (ln1 != intel_dkl_phy_read(display, DKL_DP_MODE(tc_port, 1))) 2142 intel_dkl_phy_write(display, DKL_DP_MODE(tc_port, 1), ln1); 2143 } 2144 2145 static void 2146 icl_program_mg_dp_mode(struct intel_digital_port *dig_port, 2147 const struct intel_crtc_state *crtc_state) 2148 { 2149 struct intel_display *display = to_intel_display(crtc_state); 2150 enum tc_port tc_port = intel_encoder_to_tc(&dig_port->base); 2151 u32 ln0, ln1, pin_assignment; 2152 u8 width; 2153 2154 if (DISPLAY_VER(display) >= 14) 2155 return; 2156 2157 if (!intel_encoder_is_tc(&dig_port->base) || 2158 intel_tc_port_in_tbt_alt_mode(dig_port)) 2159 return; 2160 2161 if (DISPLAY_VER(display) >= 12) { 2162 ln0 = intel_dkl_phy_read(display, DKL_DP_MODE(tc_port, 0)); 2163 ln1 = intel_dkl_phy_read(display, DKL_DP_MODE(tc_port, 1)); 2164 } else { 2165 ln0 = intel_de_read(display, MG_DP_MODE(0, tc_port)); 2166 ln1 = intel_de_read(display, MG_DP_MODE(1, tc_port)); 2167 } 2168 2169 ln0 &= ~(MG_DP_MODE_CFG_DP_X1_MODE | MG_DP_MODE_CFG_DP_X2_MODE); 2170 ln1 &= ~(MG_DP_MODE_CFG_DP_X1_MODE | MG_DP_MODE_CFG_DP_X2_MODE); 2171 2172 /* DPPATC */ 2173 pin_assignment = intel_tc_port_get_pin_assignment_mask(dig_port); 2174 width = crtc_state->lane_count; 2175 2176 switch (pin_assignment) { 2177 case 0x0: 2178 drm_WARN_ON(display->drm, 2179 !intel_tc_port_in_legacy_mode(dig_port)); 2180 if (width == 1) { 2181 ln1 |= MG_DP_MODE_CFG_DP_X1_MODE; 2182 } else { 2183 ln0 |= MG_DP_MODE_CFG_DP_X2_MODE; 2184 ln1 |= MG_DP_MODE_CFG_DP_X2_MODE; 2185 } 2186 break; 2187 case 0x1: 2188 if (width == 4) { 2189 ln0 |= MG_DP_MODE_CFG_DP_X2_MODE; 2190 ln1 |= MG_DP_MODE_CFG_DP_X2_MODE; 2191 } 2192 break; 2193 case 0x2: 2194 if (width == 2) { 2195 ln0 |= MG_DP_MODE_CFG_DP_X2_MODE; 2196 ln1 |= MG_DP_MODE_CFG_DP_X2_MODE; 2197 } 2198 break; 2199 case 0x3: 2200 case 0x5: 2201 if (width == 1) { 2202 ln0 |= MG_DP_MODE_CFG_DP_X1_MODE; 2203 ln1 |= MG_DP_MODE_CFG_DP_X1_MODE; 2204 } else { 2205 ln0 |= MG_DP_MODE_CFG_DP_X2_MODE; 2206 ln1 |= MG_DP_MODE_CFG_DP_X2_MODE; 2207 } 2208 break; 2209 case 0x4: 2210 case 0x6: 2211 if (width == 1) { 2212 ln0 |= MG_DP_MODE_CFG_DP_X1_MODE; 2213 ln1 |= MG_DP_MODE_CFG_DP_X1_MODE; 2214 } else { 2215 ln0 |= MG_DP_MODE_CFG_DP_X2_MODE; 2216 ln1 |= MG_DP_MODE_CFG_DP_X2_MODE; 2217 } 2218 break; 2219 default: 2220 MISSING_CASE(pin_assignment); 2221 } 2222 2223 if (DISPLAY_VER(display) >= 12) { 2224 intel_dkl_phy_write(display, DKL_DP_MODE(tc_port, 0), ln0); 2225 intel_dkl_phy_write(display, DKL_DP_MODE(tc_port, 1), ln1); 2226 /* WA_14018221282 */ 2227 if (IS_DISPLAY_VER(display, 12, 13)) 2228 tgl_dkl_phy_check_and_rewrite(display, tc_port, ln0, ln1); 2229 2230 } else { 2231 intel_de_write(display, MG_DP_MODE(0, tc_port), ln0); 2232 intel_de_write(display, MG_DP_MODE(1, tc_port), ln1); 2233 } 2234 } 2235 2236 static enum transcoder 2237 tgl_dp_tp_transcoder(const struct intel_crtc_state *crtc_state) 2238 { 2239 if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_DP_MST)) 2240 return crtc_state->mst_master_transcoder; 2241 else 2242 return crtc_state->cpu_transcoder; 2243 } 2244 2245 i915_reg_t dp_tp_ctl_reg(struct intel_encoder *encoder, 2246 const struct intel_crtc_state *crtc_state) 2247 { 2248 struct intel_display *display = to_intel_display(encoder); 2249 2250 if (DISPLAY_VER(display) >= 12) 2251 return TGL_DP_TP_CTL(display, 2252 tgl_dp_tp_transcoder(crtc_state)); 2253 else 2254 return DP_TP_CTL(encoder->port); 2255 } 2256 2257 static i915_reg_t dp_tp_status_reg(struct intel_encoder *encoder, 2258 const struct intel_crtc_state *crtc_state) 2259 { 2260 struct intel_display *display = to_intel_display(encoder); 2261 2262 if (DISPLAY_VER(display) >= 12) 2263 return TGL_DP_TP_STATUS(display, 2264 tgl_dp_tp_transcoder(crtc_state)); 2265 else 2266 return DP_TP_STATUS(encoder->port); 2267 } 2268 2269 void intel_ddi_clear_act_sent(struct intel_encoder *encoder, 2270 const struct intel_crtc_state *crtc_state) 2271 { 2272 struct intel_display *display = to_intel_display(encoder); 2273 2274 intel_de_write(display, dp_tp_status_reg(encoder, crtc_state), 2275 DP_TP_STATUS_ACT_SENT); 2276 } 2277 2278 void intel_ddi_wait_for_act_sent(struct intel_encoder *encoder, 2279 const struct intel_crtc_state *crtc_state) 2280 { 2281 struct intel_display *display = to_intel_display(encoder); 2282 2283 if (intel_de_wait_for_set(display, dp_tp_status_reg(encoder, crtc_state), 2284 DP_TP_STATUS_ACT_SENT, 1)) 2285 drm_err(display->drm, "Timed out waiting for ACT sent\n"); 2286 } 2287 2288 static void intel_dp_sink_set_msa_timing_par_ignore_state(struct intel_dp *intel_dp, 2289 const struct intel_crtc_state *crtc_state, 2290 bool enable) 2291 { 2292 struct intel_display *display = to_intel_display(intel_dp); 2293 2294 if (!crtc_state->vrr.enable) 2295 return; 2296 2297 if (drm_dp_dpcd_writeb(&intel_dp->aux, DP_DOWNSPREAD_CTRL, 2298 enable ? DP_MSA_TIMING_PAR_IGNORE_EN : 0) <= 0) 2299 drm_dbg_kms(display->drm, 2300 "Failed to %s MSA_TIMING_PAR_IGNORE in the sink\n", 2301 str_enable_disable(enable)); 2302 } 2303 2304 static void intel_dp_sink_set_fec_ready(struct intel_dp *intel_dp, 2305 const struct intel_crtc_state *crtc_state, 2306 bool enable) 2307 { 2308 struct intel_display *display = to_intel_display(intel_dp); 2309 2310 if (!crtc_state->fec_enable) 2311 return; 2312 2313 if (drm_dp_dpcd_writeb(&intel_dp->aux, DP_FEC_CONFIGURATION, 2314 enable ? DP_FEC_READY : 0) <= 0) 2315 drm_dbg_kms(display->drm, "Failed to set FEC_READY to %s in the sink\n", 2316 str_enabled_disabled(enable)); 2317 2318 if (enable && 2319 drm_dp_dpcd_writeb(&intel_dp->aux, DP_FEC_STATUS, 2320 DP_FEC_DECODE_EN_DETECTED | DP_FEC_DECODE_DIS_DETECTED) <= 0) 2321 drm_dbg_kms(display->drm, "Failed to clear FEC detected flags\n"); 2322 } 2323 2324 static int read_fec_detected_status(struct drm_dp_aux *aux) 2325 { 2326 int ret; 2327 u8 status; 2328 2329 ret = drm_dp_dpcd_readb(aux, DP_FEC_STATUS, &status); 2330 if (ret < 0) 2331 return ret; 2332 2333 return status; 2334 } 2335 2336 static int wait_for_fec_detected(struct drm_dp_aux *aux, bool enabled) 2337 { 2338 struct intel_display *display = to_intel_display(aux->drm_dev); 2339 int mask = enabled ? DP_FEC_DECODE_EN_DETECTED : DP_FEC_DECODE_DIS_DETECTED; 2340 int status; 2341 int err; 2342 2343 err = readx_poll_timeout(read_fec_detected_status, aux, status, 2344 status & mask || status < 0, 2345 10000, 200000); 2346 2347 if (err || status < 0) { 2348 drm_dbg_kms(display->drm, 2349 "Failed waiting for FEC %s to get detected: %d (status %d)\n", 2350 str_enabled_disabled(enabled), err, status); 2351 return err ? err : status; 2352 } 2353 2354 return 0; 2355 } 2356 2357 int intel_ddi_wait_for_fec_status(struct intel_encoder *encoder, 2358 const struct intel_crtc_state *crtc_state, 2359 bool enabled) 2360 { 2361 struct intel_display *display = to_intel_display(encoder); 2362 struct intel_dp *intel_dp = enc_to_intel_dp(encoder); 2363 int ret; 2364 2365 if (!crtc_state->fec_enable) 2366 return 0; 2367 2368 if (enabled) 2369 ret = intel_de_wait_for_set(display, dp_tp_status_reg(encoder, crtc_state), 2370 DP_TP_STATUS_FEC_ENABLE_LIVE, 1); 2371 else 2372 ret = intel_de_wait_for_clear(display, dp_tp_status_reg(encoder, crtc_state), 2373 DP_TP_STATUS_FEC_ENABLE_LIVE, 1); 2374 2375 if (ret) { 2376 drm_err(display->drm, 2377 "Timeout waiting for FEC live state to get %s\n", 2378 str_enabled_disabled(enabled)); 2379 return ret; 2380 } 2381 /* 2382 * At least the Synoptics MST hub doesn't set the detected flag for 2383 * FEC decoding disabling so skip waiting for that. 2384 */ 2385 if (enabled) { 2386 ret = wait_for_fec_detected(&intel_dp->aux, enabled); 2387 if (ret) 2388 return ret; 2389 } 2390 2391 return 0; 2392 } 2393 2394 static void intel_ddi_enable_fec(struct intel_encoder *encoder, 2395 const struct intel_crtc_state *crtc_state) 2396 { 2397 struct intel_display *display = to_intel_display(encoder); 2398 int i; 2399 int ret; 2400 2401 if (!crtc_state->fec_enable) 2402 return; 2403 2404 intel_de_rmw(display, dp_tp_ctl_reg(encoder, crtc_state), 2405 0, DP_TP_CTL_FEC_ENABLE); 2406 2407 if (DISPLAY_VER(display) < 30) 2408 return; 2409 2410 ret = intel_ddi_wait_for_fec_status(encoder, crtc_state, true); 2411 if (!ret) 2412 return; 2413 2414 for (i = 0; i < 3; i++) { 2415 drm_dbg_kms(display->drm, "Retry FEC enabling\n"); 2416 2417 intel_de_rmw(display, dp_tp_ctl_reg(encoder, crtc_state), 2418 DP_TP_CTL_FEC_ENABLE, 0); 2419 2420 ret = intel_ddi_wait_for_fec_status(encoder, crtc_state, false); 2421 if (ret) 2422 continue; 2423 2424 intel_de_rmw(display, dp_tp_ctl_reg(encoder, crtc_state), 2425 0, DP_TP_CTL_FEC_ENABLE); 2426 2427 ret = intel_ddi_wait_for_fec_status(encoder, crtc_state, true); 2428 if (!ret) 2429 return; 2430 } 2431 2432 drm_err(display->drm, "Failed to enable FEC after retries\n"); 2433 } 2434 2435 static void intel_ddi_disable_fec(struct intel_encoder *encoder, 2436 const struct intel_crtc_state *crtc_state) 2437 { 2438 struct intel_display *display = to_intel_display(encoder); 2439 2440 if (!crtc_state->fec_enable) 2441 return; 2442 2443 intel_de_rmw(display, dp_tp_ctl_reg(encoder, crtc_state), 2444 DP_TP_CTL_FEC_ENABLE, 0); 2445 intel_de_posting_read(display, dp_tp_ctl_reg(encoder, crtc_state)); 2446 } 2447 2448 static void intel_ddi_power_up_lanes(struct intel_encoder *encoder, 2449 const struct intel_crtc_state *crtc_state) 2450 { 2451 struct intel_display *display = to_intel_display(encoder); 2452 struct intel_digital_port *dig_port = enc_to_dig_port(encoder); 2453 2454 if (intel_encoder_is_combo(encoder)) { 2455 enum phy phy = intel_encoder_to_phy(encoder); 2456 2457 intel_combo_phy_power_up_lanes(display, phy, false, 2458 crtc_state->lane_count, 2459 dig_port->lane_reversal); 2460 } 2461 } 2462 2463 /* 2464 * Splitter enable for eDP MSO is limited to certain pipes, on certain 2465 * platforms. 2466 */ 2467 static u8 intel_ddi_splitter_pipe_mask(struct intel_display *display) 2468 { 2469 if (DISPLAY_VER(display) > 20) 2470 return ~0; 2471 else if (display->platform.alderlake_p) 2472 return BIT(PIPE_A) | BIT(PIPE_B); 2473 else 2474 return BIT(PIPE_A); 2475 } 2476 2477 static void intel_ddi_mso_get_config(struct intel_encoder *encoder, 2478 struct intel_crtc_state *pipe_config) 2479 { 2480 struct intel_display *display = to_intel_display(pipe_config); 2481 struct intel_crtc *crtc = to_intel_crtc(pipe_config->uapi.crtc); 2482 enum pipe pipe = crtc->pipe; 2483 u32 dss1; 2484 2485 if (!HAS_MSO(display)) 2486 return; 2487 2488 dss1 = intel_de_read(display, ICL_PIPE_DSS_CTL1(pipe)); 2489 2490 pipe_config->splitter.enable = dss1 & SPLITTER_ENABLE; 2491 if (!pipe_config->splitter.enable) 2492 return; 2493 2494 if (drm_WARN_ON(display->drm, !(intel_ddi_splitter_pipe_mask(display) & BIT(pipe)))) { 2495 pipe_config->splitter.enable = false; 2496 return; 2497 } 2498 2499 switch (dss1 & SPLITTER_CONFIGURATION_MASK) { 2500 default: 2501 drm_WARN(display->drm, true, 2502 "Invalid splitter configuration, dss1=0x%08x\n", dss1); 2503 fallthrough; 2504 case SPLITTER_CONFIGURATION_2_SEGMENT: 2505 pipe_config->splitter.link_count = 2; 2506 break; 2507 case SPLITTER_CONFIGURATION_4_SEGMENT: 2508 pipe_config->splitter.link_count = 4; 2509 break; 2510 } 2511 2512 pipe_config->splitter.pixel_overlap = REG_FIELD_GET(OVERLAP_PIXELS_MASK, dss1); 2513 } 2514 2515 static void intel_ddi_mso_configure(const struct intel_crtc_state *crtc_state) 2516 { 2517 struct intel_display *display = to_intel_display(crtc_state); 2518 struct intel_crtc *crtc = to_intel_crtc(crtc_state->uapi.crtc); 2519 enum pipe pipe = crtc->pipe; 2520 u32 dss1 = 0; 2521 2522 if (!HAS_MSO(display)) 2523 return; 2524 2525 if (crtc_state->splitter.enable) { 2526 dss1 |= SPLITTER_ENABLE; 2527 dss1 |= OVERLAP_PIXELS(crtc_state->splitter.pixel_overlap); 2528 if (crtc_state->splitter.link_count == 2) 2529 dss1 |= SPLITTER_CONFIGURATION_2_SEGMENT; 2530 else 2531 dss1 |= SPLITTER_CONFIGURATION_4_SEGMENT; 2532 } 2533 2534 intel_de_rmw(display, ICL_PIPE_DSS_CTL1(pipe), 2535 SPLITTER_ENABLE | SPLITTER_CONFIGURATION_MASK | 2536 OVERLAP_PIXELS_MASK, dss1); 2537 } 2538 2539 static void 2540 mtl_ddi_enable_d2d(struct intel_encoder *encoder) 2541 { 2542 struct intel_display *display = to_intel_display(encoder); 2543 enum port port = encoder->port; 2544 i915_reg_t reg; 2545 u32 set_bits, wait_bits; 2546 2547 if (DISPLAY_VER(display) < 14) 2548 return; 2549 2550 if (DISPLAY_VER(display) >= 20) { 2551 reg = DDI_BUF_CTL(port); 2552 set_bits = XE2LPD_DDI_BUF_D2D_LINK_ENABLE; 2553 wait_bits = XE2LPD_DDI_BUF_D2D_LINK_STATE; 2554 } else { 2555 reg = XELPDP_PORT_BUF_CTL1(display, port); 2556 set_bits = XELPDP_PORT_BUF_D2D_LINK_ENABLE; 2557 wait_bits = XELPDP_PORT_BUF_D2D_LINK_STATE; 2558 } 2559 2560 intel_de_rmw(display, reg, 0, set_bits); 2561 if (wait_for_us(intel_de_read(display, reg) & wait_bits, 100)) { 2562 drm_err(display->drm, "Timeout waiting for D2D Link enable for DDI/PORT_BUF_CTL %c\n", 2563 port_name(port)); 2564 } 2565 } 2566 2567 static void mtl_port_buf_ctl_program(struct intel_encoder *encoder, 2568 const struct intel_crtc_state *crtc_state) 2569 { 2570 struct intel_display *display = to_intel_display(encoder); 2571 struct intel_digital_port *dig_port = enc_to_dig_port(encoder); 2572 enum port port = encoder->port; 2573 u32 val = 0; 2574 2575 val |= XELPDP_PORT_WIDTH(crtc_state->lane_count); 2576 2577 if (intel_dp_is_uhbr(crtc_state)) 2578 val |= XELPDP_PORT_BUF_PORT_DATA_40BIT; 2579 else 2580 val |= XELPDP_PORT_BUF_PORT_DATA_10BIT; 2581 2582 if (dig_port->lane_reversal) 2583 val |= XELPDP_PORT_REVERSAL; 2584 2585 intel_de_rmw(display, XELPDP_PORT_BUF_CTL1(display, port), 2586 XELPDP_PORT_WIDTH_MASK | XELPDP_PORT_BUF_PORT_DATA_WIDTH_MASK, 2587 val); 2588 } 2589 2590 static void mtl_port_buf_ctl_io_selection(struct intel_encoder *encoder) 2591 { 2592 struct intel_display *display = to_intel_display(encoder); 2593 struct intel_digital_port *dig_port = enc_to_dig_port(encoder); 2594 u32 val; 2595 2596 val = intel_tc_port_in_tbt_alt_mode(dig_port) ? 2597 XELPDP_PORT_BUF_IO_SELECT_TBT : 0; 2598 intel_de_rmw(display, XELPDP_PORT_BUF_CTL1(display, encoder->port), 2599 XELPDP_PORT_BUF_IO_SELECT_TBT, val); 2600 } 2601 2602 static void mtl_ddi_pre_enable_dp(struct intel_atomic_state *state, 2603 struct intel_encoder *encoder, 2604 const struct intel_crtc_state *crtc_state, 2605 const struct drm_connector_state *conn_state) 2606 { 2607 struct intel_dp *intel_dp = enc_to_intel_dp(encoder); 2608 bool is_mst = intel_crtc_has_type(crtc_state, INTEL_OUTPUT_DP_MST); 2609 bool transparent_mode; 2610 int ret; 2611 2612 intel_dp_set_link_params(intel_dp, 2613 crtc_state->port_clock, 2614 crtc_state->lane_count); 2615 2616 /* 2617 * We only configure what the register value will be here. Actual 2618 * enabling happens during link training farther down. 2619 */ 2620 intel_ddi_init_dp_buf_reg(encoder, crtc_state); 2621 2622 /* 2623 * 1. Enable Power Wells 2624 * 2625 * This was handled at the beginning of intel_atomic_commit_tail(), 2626 * before we called down into this function. 2627 */ 2628 2629 /* 2. PMdemand was already set */ 2630 2631 /* 3. Select Thunderbolt */ 2632 mtl_port_buf_ctl_io_selection(encoder); 2633 2634 /* 4. Enable Panel Power if PPS is required */ 2635 intel_pps_on(intel_dp); 2636 2637 /* 5. Enable the port PLL */ 2638 intel_ddi_enable_clock(encoder, crtc_state); 2639 2640 /* 2641 * 6.a Configure Transcoder Clock Select to direct the Port clock to the 2642 * Transcoder. 2643 */ 2644 intel_ddi_enable_transcoder_clock(encoder, crtc_state); 2645 2646 /* 2647 * 6.b If DP v2.0/128b mode - Configure TRANS_DP2_CTL register settings. 2648 * 6.c Configure TRANS_DDI_FUNC_CTL DDI Select, DDI Mode Select & MST 2649 * Transport Select 2650 */ 2651 intel_ddi_config_transcoder_func(encoder, crtc_state); 2652 2653 /* 2654 * 6.e Program CoG/MSO configuration bits in DSS_CTL1 if selected. 2655 */ 2656 intel_ddi_mso_configure(crtc_state); 2657 2658 if (!is_mst) 2659 intel_dp_set_power(intel_dp, DP_SET_POWER_D0); 2660 2661 transparent_mode = intel_dp_lttpr_transparent_mode_enabled(intel_dp); 2662 drm_dp_lttpr_wake_timeout_setup(&intel_dp->aux, transparent_mode); 2663 2664 intel_dp_configure_protocol_converter(intel_dp, crtc_state); 2665 if (!is_mst) 2666 intel_dp_sink_enable_decompression(state, 2667 to_intel_connector(conn_state->connector), 2668 crtc_state); 2669 2670 /* 2671 * DDI FEC: "anticipates enabling FEC encoding sets the FEC_READY bit 2672 * in the FEC_CONFIGURATION register to 1 before initiating link 2673 * training 2674 */ 2675 intel_dp_sink_set_fec_ready(intel_dp, crtc_state, true); 2676 2677 intel_dp_check_frl_training(intel_dp); 2678 intel_dp_pcon_dsc_configure(intel_dp, crtc_state); 2679 2680 /* 2681 * 6. The rest of the below are substeps under the bspec's "Enable and 2682 * Train Display Port" step. Note that steps that are specific to 2683 * MST will be handled by intel_mst_pre_enable_dp() before/after it 2684 * calls into this function. Also intel_mst_pre_enable_dp() only calls 2685 * us when active_mst_links==0, so any steps designated for "single 2686 * stream or multi-stream master transcoder" can just be performed 2687 * unconditionally here. 2688 * 2689 * mtl_ddi_prepare_link_retrain() that is called by 2690 * intel_dp_start_link_train() will execute steps: 6.d, 6.f, 6.g, 6.h, 2691 * 6.i and 6.j 2692 * 2693 * 6.k Follow DisplayPort specification training sequence (see notes for 2694 * failure handling) 2695 * 6.m If DisplayPort multi-stream - Set DP_TP_CTL link training to Idle 2696 * Pattern, wait for 5 idle patterns (DP_TP_STATUS Min_Idles_Sent) 2697 * (timeout after 800 us) 2698 */ 2699 intel_dp_start_link_train(state, intel_dp, crtc_state); 2700 2701 /* 6.n Set DP_TP_CTL link training to Normal */ 2702 if (!is_trans_port_sync_mode(crtc_state)) 2703 intel_dp_stop_link_train(intel_dp, crtc_state); 2704 2705 /* 6.o Configure and enable FEC if needed */ 2706 intel_ddi_enable_fec(encoder, crtc_state); 2707 2708 /* 7.a 128b/132b SST. */ 2709 if (!is_mst && intel_dp_is_uhbr(crtc_state)) { 2710 /* VCPID 1, start slot 0 for 128b/132b, tu slots */ 2711 ret = drm_dp_dpcd_write_payload(&intel_dp->aux, 1, 0, crtc_state->dp_m_n.tu); 2712 if (ret < 0) 2713 intel_dp_queue_modeset_retry_for_link(state, encoder, crtc_state); 2714 } 2715 2716 if (!is_mst) 2717 intel_dsc_dp_pps_write(encoder, crtc_state); 2718 } 2719 2720 static void tgl_ddi_pre_enable_dp(struct intel_atomic_state *state, 2721 struct intel_encoder *encoder, 2722 const struct intel_crtc_state *crtc_state, 2723 const struct drm_connector_state *conn_state) 2724 { 2725 struct intel_display *display = to_intel_display(encoder); 2726 struct intel_dp *intel_dp = enc_to_intel_dp(encoder); 2727 struct intel_digital_port *dig_port = enc_to_dig_port(encoder); 2728 bool is_mst = intel_crtc_has_type(crtc_state, INTEL_OUTPUT_DP_MST); 2729 int ret; 2730 2731 intel_dp_set_link_params(intel_dp, 2732 crtc_state->port_clock, 2733 crtc_state->lane_count); 2734 2735 /* 2736 * We only configure what the register value will be here. Actual 2737 * enabling happens during link training farther down. 2738 */ 2739 intel_ddi_init_dp_buf_reg(encoder, crtc_state); 2740 2741 /* 2742 * 1. Enable Power Wells 2743 * 2744 * This was handled at the beginning of intel_atomic_commit_tail(), 2745 * before we called down into this function. 2746 */ 2747 2748 /* 2. Enable Panel Power if PPS is required */ 2749 intel_pps_on(intel_dp); 2750 2751 /* 2752 * 3. For non-TBT Type-C ports, set FIA lane count 2753 * (DFLEXDPSP.DPX4TXLATC) 2754 * 2755 * This was done before tgl_ddi_pre_enable_dp by 2756 * hsw_crtc_enable()->intel_encoders_pre_pll_enable(). 2757 */ 2758 2759 /* 2760 * 4. Enable the port PLL. 2761 * 2762 * The PLL enabling itself was already done before this function by 2763 * hsw_crtc_enable()->intel_enable_shared_dpll(). We need only 2764 * configure the PLL to port mapping here. 2765 */ 2766 intel_ddi_enable_clock(encoder, crtc_state); 2767 2768 /* 5. If IO power is controlled through PWR_WELL_CTL, Enable IO Power */ 2769 if (!intel_tc_port_in_tbt_alt_mode(dig_port)) { 2770 drm_WARN_ON(display->drm, dig_port->ddi_io_wakeref); 2771 dig_port->ddi_io_wakeref = intel_display_power_get(display, 2772 dig_port->ddi_io_power_domain); 2773 } 2774 2775 /* 6. Program DP_MODE */ 2776 icl_program_mg_dp_mode(dig_port, crtc_state); 2777 2778 /* 2779 * 7. The rest of the below are substeps under the bspec's "Enable and 2780 * Train Display Port" step. Note that steps that are specific to 2781 * MST will be handled by intel_mst_pre_enable_dp() before/after it 2782 * calls into this function. Also intel_mst_pre_enable_dp() only calls 2783 * us when active_mst_links==0, so any steps designated for "single 2784 * stream or multi-stream master transcoder" can just be performed 2785 * unconditionally here. 2786 */ 2787 2788 /* 2789 * 7.a Configure Transcoder Clock Select to direct the Port clock to the 2790 * Transcoder. 2791 */ 2792 intel_ddi_enable_transcoder_clock(encoder, crtc_state); 2793 2794 /* 2795 * 7.b Configure TRANS_DDI_FUNC_CTL DDI Select, DDI Mode Select & MST 2796 * Transport Select 2797 */ 2798 intel_ddi_config_transcoder_func(encoder, crtc_state); 2799 2800 /* 2801 * 7.c Configure & enable DP_TP_CTL with link training pattern 1 2802 * selected 2803 * 2804 * This will be handled by the intel_dp_start_link_train() farther 2805 * down this function. 2806 */ 2807 2808 /* 7.e Configure voltage swing and related IO settings */ 2809 encoder->set_signal_levels(encoder, crtc_state); 2810 2811 /* 2812 * 7.f Combo PHY: Configure PORT_CL_DW10 Static Power Down to power up 2813 * the used lanes of the DDI. 2814 */ 2815 intel_ddi_power_up_lanes(encoder, crtc_state); 2816 2817 /* 2818 * 7.g Program CoG/MSO configuration bits in DSS_CTL1 if selected. 2819 */ 2820 intel_ddi_mso_configure(crtc_state); 2821 2822 if (!is_mst) 2823 intel_dp_set_power(intel_dp, DP_SET_POWER_D0); 2824 2825 intel_dp_configure_protocol_converter(intel_dp, crtc_state); 2826 if (!is_mst) 2827 intel_dp_sink_enable_decompression(state, 2828 to_intel_connector(conn_state->connector), 2829 crtc_state); 2830 /* 2831 * DDI FEC: "anticipates enabling FEC encoding sets the FEC_READY bit 2832 * in the FEC_CONFIGURATION register to 1 before initiating link 2833 * training 2834 */ 2835 intel_dp_sink_set_fec_ready(intel_dp, crtc_state, true); 2836 2837 intel_dp_check_frl_training(intel_dp); 2838 intel_dp_pcon_dsc_configure(intel_dp, crtc_state); 2839 2840 /* 2841 * 7.i Follow DisplayPort specification training sequence (see notes for 2842 * failure handling) 2843 * 7.j If DisplayPort multi-stream - Set DP_TP_CTL link training to Idle 2844 * Pattern, wait for 5 idle patterns (DP_TP_STATUS Min_Idles_Sent) 2845 * (timeout after 800 us) 2846 */ 2847 intel_dp_start_link_train(state, intel_dp, crtc_state); 2848 2849 /* 7.k Set DP_TP_CTL link training to Normal */ 2850 if (!is_trans_port_sync_mode(crtc_state)) 2851 intel_dp_stop_link_train(intel_dp, crtc_state); 2852 2853 /* 7.l Configure and enable FEC if needed */ 2854 intel_ddi_enable_fec(encoder, crtc_state); 2855 2856 if (!is_mst && intel_dp_is_uhbr(crtc_state)) { 2857 /* VCPID 1, start slot 0 for 128b/132b, tu slots */ 2858 ret = drm_dp_dpcd_write_payload(&intel_dp->aux, 1, 0, crtc_state->dp_m_n.tu); 2859 if (ret < 0) 2860 intel_dp_queue_modeset_retry_for_link(state, encoder, crtc_state); 2861 } 2862 2863 if (!is_mst) 2864 intel_dsc_dp_pps_write(encoder, crtc_state); 2865 } 2866 2867 static void hsw_ddi_pre_enable_dp(struct intel_atomic_state *state, 2868 struct intel_encoder *encoder, 2869 const struct intel_crtc_state *crtc_state, 2870 const struct drm_connector_state *conn_state) 2871 { 2872 struct intel_display *display = to_intel_display(encoder); 2873 struct intel_dp *intel_dp = enc_to_intel_dp(encoder); 2874 enum port port = encoder->port; 2875 struct intel_digital_port *dig_port = enc_to_dig_port(encoder); 2876 bool is_mst = intel_crtc_has_type(crtc_state, INTEL_OUTPUT_DP_MST); 2877 2878 if (DISPLAY_VER(display) < 11) 2879 drm_WARN_ON(display->drm, 2880 is_mst && (port == PORT_A || port == PORT_E)); 2881 else 2882 drm_WARN_ON(display->drm, is_mst && port == PORT_A); 2883 2884 intel_dp_set_link_params(intel_dp, 2885 crtc_state->port_clock, 2886 crtc_state->lane_count); 2887 2888 /* 2889 * We only configure what the register value will be here. Actual 2890 * enabling happens during link training farther down. 2891 */ 2892 intel_ddi_init_dp_buf_reg(encoder, crtc_state); 2893 2894 intel_pps_on(intel_dp); 2895 2896 intel_ddi_enable_clock(encoder, crtc_state); 2897 2898 if (!intel_tc_port_in_tbt_alt_mode(dig_port)) { 2899 drm_WARN_ON(display->drm, dig_port->ddi_io_wakeref); 2900 dig_port->ddi_io_wakeref = intel_display_power_get(display, 2901 dig_port->ddi_io_power_domain); 2902 } 2903 2904 icl_program_mg_dp_mode(dig_port, crtc_state); 2905 2906 if (has_buf_trans_select(display)) 2907 hsw_prepare_dp_ddi_buffers(encoder, crtc_state); 2908 2909 encoder->set_signal_levels(encoder, crtc_state); 2910 2911 intel_ddi_power_up_lanes(encoder, crtc_state); 2912 2913 if (!is_mst) 2914 intel_dp_set_power(intel_dp, DP_SET_POWER_D0); 2915 intel_dp_configure_protocol_converter(intel_dp, crtc_state); 2916 if (!is_mst) 2917 intel_dp_sink_enable_decompression(state, 2918 to_intel_connector(conn_state->connector), 2919 crtc_state); 2920 intel_dp_sink_set_fec_ready(intel_dp, crtc_state, true); 2921 intel_dp_start_link_train(state, intel_dp, crtc_state); 2922 if ((port != PORT_A || DISPLAY_VER(display) >= 9) && 2923 !is_trans_port_sync_mode(crtc_state)) 2924 intel_dp_stop_link_train(intel_dp, crtc_state); 2925 2926 intel_ddi_enable_fec(encoder, crtc_state); 2927 2928 if (!is_mst) { 2929 intel_ddi_enable_transcoder_clock(encoder, crtc_state); 2930 intel_dsc_dp_pps_write(encoder, crtc_state); 2931 } 2932 } 2933 2934 static void intel_ddi_pre_enable_dp(struct intel_atomic_state *state, 2935 struct intel_encoder *encoder, 2936 const struct intel_crtc_state *crtc_state, 2937 const struct drm_connector_state *conn_state) 2938 { 2939 struct intel_display *display = to_intel_display(encoder); 2940 2941 if (HAS_DP20(display)) 2942 intel_dp_128b132b_sdp_crc16(enc_to_intel_dp(encoder), 2943 crtc_state); 2944 2945 /* Panel replay has to be enabled in sink dpcd before link training. */ 2946 intel_psr_panel_replay_enable_sink(enc_to_intel_dp(encoder)); 2947 2948 if (DISPLAY_VER(display) >= 14) 2949 mtl_ddi_pre_enable_dp(state, encoder, crtc_state, conn_state); 2950 else if (DISPLAY_VER(display) >= 12) 2951 tgl_ddi_pre_enable_dp(state, encoder, crtc_state, conn_state); 2952 else 2953 hsw_ddi_pre_enable_dp(state, encoder, crtc_state, conn_state); 2954 2955 /* MST will call a setting of MSA after an allocating of Virtual Channel 2956 * from MST encoder pre_enable callback. 2957 */ 2958 if (!intel_crtc_has_type(crtc_state, INTEL_OUTPUT_DP_MST)) 2959 intel_ddi_set_dp_msa(crtc_state, conn_state); 2960 } 2961 2962 static void intel_ddi_pre_enable_hdmi(struct intel_atomic_state *state, 2963 struct intel_encoder *encoder, 2964 const struct intel_crtc_state *crtc_state, 2965 const struct drm_connector_state *conn_state) 2966 { 2967 struct intel_display *display = to_intel_display(encoder); 2968 struct intel_digital_port *dig_port = enc_to_dig_port(encoder); 2969 struct intel_hdmi *intel_hdmi = &dig_port->hdmi; 2970 2971 intel_dp_dual_mode_set_tmds_output(intel_hdmi, true); 2972 intel_ddi_enable_clock(encoder, crtc_state); 2973 2974 drm_WARN_ON(display->drm, dig_port->ddi_io_wakeref); 2975 dig_port->ddi_io_wakeref = intel_display_power_get(display, 2976 dig_port->ddi_io_power_domain); 2977 2978 icl_program_mg_dp_mode(dig_port, crtc_state); 2979 2980 intel_ddi_enable_transcoder_clock(encoder, crtc_state); 2981 2982 dig_port->set_infoframes(encoder, 2983 crtc_state->has_infoframe, 2984 crtc_state, conn_state); 2985 } 2986 2987 /* 2988 * Note: Also called from the ->pre_enable of the first active MST stream 2989 * encoder on its primary encoder. 2990 * 2991 * When called from DP MST code: 2992 * 2993 * - conn_state will be NULL 2994 * 2995 * - encoder will be the primary encoder (i.e. mst->primary) 2996 * 2997 * - the main connector associated with this port won't be active or linked to a 2998 * crtc 2999 * 3000 * - crtc_state will be the state of the first stream to be activated on this 3001 * port, and it may not be the same stream that will be deactivated last, but 3002 * each stream should have a state that is identical when it comes to the DP 3003 * link parameters. 3004 */ 3005 static void intel_ddi_pre_enable(struct intel_atomic_state *state, 3006 struct intel_encoder *encoder, 3007 const struct intel_crtc_state *crtc_state, 3008 const struct drm_connector_state *conn_state) 3009 { 3010 struct intel_display *display = to_intel_display(state); 3011 struct intel_crtc *crtc = to_intel_crtc(crtc_state->uapi.crtc); 3012 enum pipe pipe = crtc->pipe; 3013 3014 drm_WARN_ON(display->drm, crtc_state->has_pch_encoder); 3015 3016 intel_set_cpu_fifo_underrun_reporting(display, pipe, true); 3017 3018 if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI)) { 3019 intel_ddi_pre_enable_hdmi(state, encoder, crtc_state, 3020 conn_state); 3021 } else { 3022 struct intel_digital_port *dig_port = enc_to_dig_port(encoder); 3023 3024 intel_ddi_pre_enable_dp(state, encoder, crtc_state, 3025 conn_state); 3026 3027 /* FIXME precompute everything properly */ 3028 /* FIXME how do we turn infoframes off again? */ 3029 if (intel_lspcon_active(dig_port) && intel_dp_has_hdmi_sink(&dig_port->dp)) 3030 dig_port->set_infoframes(encoder, 3031 crtc_state->has_infoframe, 3032 crtc_state, conn_state); 3033 } 3034 } 3035 3036 static void 3037 mtl_ddi_disable_d2d(struct intel_encoder *encoder) 3038 { 3039 struct intel_display *display = to_intel_display(encoder); 3040 enum port port = encoder->port; 3041 i915_reg_t reg; 3042 u32 clr_bits, wait_bits; 3043 3044 if (DISPLAY_VER(display) < 14) 3045 return; 3046 3047 if (DISPLAY_VER(display) >= 20) { 3048 reg = DDI_BUF_CTL(port); 3049 clr_bits = XE2LPD_DDI_BUF_D2D_LINK_ENABLE; 3050 wait_bits = XE2LPD_DDI_BUF_D2D_LINK_STATE; 3051 } else { 3052 reg = XELPDP_PORT_BUF_CTL1(display, port); 3053 clr_bits = XELPDP_PORT_BUF_D2D_LINK_ENABLE; 3054 wait_bits = XELPDP_PORT_BUF_D2D_LINK_STATE; 3055 } 3056 3057 intel_de_rmw(display, reg, clr_bits, 0); 3058 if (wait_for_us(!(intel_de_read(display, reg) & wait_bits), 100)) 3059 drm_err(display->drm, "Timeout waiting for D2D Link disable for DDI/PORT_BUF_CTL %c\n", 3060 port_name(port)); 3061 } 3062 3063 static void intel_ddi_buf_enable(struct intel_encoder *encoder, u32 buf_ctl) 3064 { 3065 struct intel_display *display = to_intel_display(encoder); 3066 enum port port = encoder->port; 3067 3068 intel_de_write(display, DDI_BUF_CTL(port), buf_ctl | DDI_BUF_CTL_ENABLE); 3069 intel_de_posting_read(display, DDI_BUF_CTL(port)); 3070 3071 intel_wait_ddi_buf_active(encoder); 3072 } 3073 3074 static void intel_ddi_buf_disable(struct intel_encoder *encoder, 3075 const struct intel_crtc_state *crtc_state) 3076 { 3077 struct intel_display *display = to_intel_display(encoder); 3078 enum port port = encoder->port; 3079 3080 intel_de_rmw(display, DDI_BUF_CTL(port), DDI_BUF_CTL_ENABLE, 0); 3081 3082 if (DISPLAY_VER(display) >= 14) 3083 intel_wait_ddi_buf_idle(display, port); 3084 3085 mtl_ddi_disable_d2d(encoder); 3086 3087 if (intel_crtc_has_dp_encoder(crtc_state)) { 3088 intel_de_rmw(display, dp_tp_ctl_reg(encoder, crtc_state), 3089 DP_TP_CTL_ENABLE, 0); 3090 } 3091 3092 intel_ddi_disable_fec(encoder, crtc_state); 3093 3094 if (DISPLAY_VER(display) < 14) 3095 intel_wait_ddi_buf_idle(display, port); 3096 3097 intel_ddi_wait_for_fec_status(encoder, crtc_state, false); 3098 } 3099 3100 static void intel_ddi_post_disable_dp(struct intel_atomic_state *state, 3101 struct intel_encoder *encoder, 3102 const struct intel_crtc_state *old_crtc_state, 3103 const struct drm_connector_state *old_conn_state) 3104 { 3105 struct intel_display *display = to_intel_display(encoder); 3106 struct intel_digital_port *dig_port = enc_to_dig_port(encoder); 3107 struct intel_dp *intel_dp = &dig_port->dp; 3108 intel_wakeref_t wakeref; 3109 bool is_mst = intel_crtc_has_type(old_crtc_state, 3110 INTEL_OUTPUT_DP_MST); 3111 3112 if (!is_mst) 3113 intel_dp_set_infoframes(encoder, false, 3114 old_crtc_state, old_conn_state); 3115 3116 /* 3117 * Power down sink before disabling the port, otherwise we end 3118 * up getting interrupts from the sink on detecting link loss. 3119 */ 3120 intel_dp_set_power(intel_dp, DP_SET_POWER_D3); 3121 3122 if (DISPLAY_VER(display) >= 12) { 3123 if (is_mst || intel_dp_is_uhbr(old_crtc_state)) { 3124 enum transcoder cpu_transcoder = old_crtc_state->cpu_transcoder; 3125 3126 intel_de_rmw(display, 3127 TRANS_DDI_FUNC_CTL(display, cpu_transcoder), 3128 TGL_TRANS_DDI_PORT_MASK | TRANS_DDI_MODE_SELECT_MASK, 3129 0); 3130 } 3131 } else { 3132 if (!is_mst) 3133 intel_ddi_disable_transcoder_clock(old_crtc_state); 3134 } 3135 3136 intel_ddi_buf_disable(encoder, old_crtc_state); 3137 3138 intel_dp_sink_set_fec_ready(intel_dp, old_crtc_state, false); 3139 3140 intel_ddi_config_transcoder_dp2(old_crtc_state, false); 3141 3142 /* 3143 * From TGL spec: "If single stream or multi-stream master transcoder: 3144 * Configure Transcoder Clock select to direct no clock to the 3145 * transcoder" 3146 */ 3147 if (DISPLAY_VER(display) >= 12) 3148 intel_ddi_disable_transcoder_clock(old_crtc_state); 3149 3150 intel_pps_vdd_on(intel_dp); 3151 intel_pps_off(intel_dp); 3152 3153 wakeref = fetch_and_zero(&dig_port->ddi_io_wakeref); 3154 3155 if (wakeref) 3156 intel_display_power_put(display, 3157 dig_port->ddi_io_power_domain, 3158 wakeref); 3159 3160 intel_ddi_disable_clock(encoder); 3161 3162 /* De-select Thunderbolt */ 3163 if (DISPLAY_VER(display) >= 14) 3164 intel_de_rmw(display, XELPDP_PORT_BUF_CTL1(display, encoder->port), 3165 XELPDP_PORT_BUF_IO_SELECT_TBT, 0); 3166 } 3167 3168 static void intel_ddi_post_disable_hdmi(struct intel_atomic_state *state, 3169 struct intel_encoder *encoder, 3170 const struct intel_crtc_state *old_crtc_state, 3171 const struct drm_connector_state *old_conn_state) 3172 { 3173 struct intel_display *display = to_intel_display(encoder); 3174 struct intel_digital_port *dig_port = enc_to_dig_port(encoder); 3175 struct intel_hdmi *intel_hdmi = &dig_port->hdmi; 3176 intel_wakeref_t wakeref; 3177 3178 dig_port->set_infoframes(encoder, false, 3179 old_crtc_state, old_conn_state); 3180 3181 if (DISPLAY_VER(display) < 12) 3182 intel_ddi_disable_transcoder_clock(old_crtc_state); 3183 3184 intel_ddi_buf_disable(encoder, old_crtc_state); 3185 3186 if (DISPLAY_VER(display) >= 12) 3187 intel_ddi_disable_transcoder_clock(old_crtc_state); 3188 3189 wakeref = fetch_and_zero(&dig_port->ddi_io_wakeref); 3190 if (wakeref) 3191 intel_display_power_put(display, 3192 dig_port->ddi_io_power_domain, 3193 wakeref); 3194 3195 intel_ddi_disable_clock(encoder); 3196 3197 intel_dp_dual_mode_set_tmds_output(intel_hdmi, false); 3198 } 3199 3200 static void intel_ddi_post_disable_hdmi_or_sst(struct intel_atomic_state *state, 3201 struct intel_encoder *encoder, 3202 const struct intel_crtc_state *old_crtc_state, 3203 const struct drm_connector_state *old_conn_state) 3204 { 3205 struct intel_display *display = to_intel_display(encoder); 3206 struct intel_dp *intel_dp = enc_to_intel_dp(encoder); 3207 struct intel_crtc *pipe_crtc; 3208 bool is_hdmi = intel_crtc_has_type(old_crtc_state, INTEL_OUTPUT_HDMI); 3209 int i; 3210 3211 for_each_pipe_crtc_modeset_disable(display, pipe_crtc, old_crtc_state, i) { 3212 const struct intel_crtc_state *old_pipe_crtc_state = 3213 intel_atomic_get_old_crtc_state(state, pipe_crtc); 3214 3215 intel_crtc_vblank_off(old_pipe_crtc_state); 3216 } 3217 3218 intel_disable_transcoder(old_crtc_state); 3219 3220 /* 128b/132b SST */ 3221 if (!is_hdmi && intel_dp_is_uhbr(old_crtc_state)) { 3222 /* VCPID 1, start slot 0 for 128b/132b, clear */ 3223 drm_dp_dpcd_write_payload(&intel_dp->aux, 1, 0, 0); 3224 3225 intel_ddi_clear_act_sent(encoder, old_crtc_state); 3226 3227 intel_de_rmw(display, TRANS_DDI_FUNC_CTL(display, old_crtc_state->cpu_transcoder), 3228 TRANS_DDI_DP_VC_PAYLOAD_ALLOC, 0); 3229 3230 intel_ddi_wait_for_act_sent(encoder, old_crtc_state); 3231 drm_dp_dpcd_poll_act_handled(&intel_dp->aux, 0); 3232 } 3233 3234 intel_vrr_transcoder_disable(old_crtc_state); 3235 3236 intel_ddi_disable_transcoder_func(old_crtc_state); 3237 3238 for_each_pipe_crtc_modeset_disable(display, pipe_crtc, old_crtc_state, i) { 3239 const struct intel_crtc_state *old_pipe_crtc_state = 3240 intel_atomic_get_old_crtc_state(state, pipe_crtc); 3241 3242 intel_dsc_disable(old_pipe_crtc_state); 3243 3244 if (DISPLAY_VER(display) >= 9) 3245 skl_scaler_disable(old_pipe_crtc_state); 3246 else 3247 ilk_pfit_disable(old_pipe_crtc_state); 3248 } 3249 } 3250 3251 /* 3252 * Note: Also called from the ->post_disable of the last active MST stream 3253 * encoder on its primary encoder. See also the comment for 3254 * intel_ddi_pre_enable(). 3255 */ 3256 static void intel_ddi_post_disable(struct intel_atomic_state *state, 3257 struct intel_encoder *encoder, 3258 const struct intel_crtc_state *old_crtc_state, 3259 const struct drm_connector_state *old_conn_state) 3260 { 3261 if (!intel_crtc_has_type(old_crtc_state, INTEL_OUTPUT_DP_MST)) 3262 intel_ddi_post_disable_hdmi_or_sst(state, encoder, old_crtc_state, 3263 old_conn_state); 3264 3265 /* 3266 * When called from DP MST code: 3267 * - old_conn_state will be NULL 3268 * - encoder will be the main encoder (ie. mst->primary) 3269 * - the main connector associated with this port 3270 * won't be active or linked to a crtc 3271 * - old_crtc_state will be the state of the last stream to 3272 * be deactivated on this port, and it may not be the same 3273 * stream that was activated last, but each stream 3274 * should have a state that is identical when it comes to 3275 * the DP link parameters 3276 */ 3277 3278 if (intel_crtc_has_type(old_crtc_state, INTEL_OUTPUT_HDMI)) 3279 intel_ddi_post_disable_hdmi(state, encoder, old_crtc_state, 3280 old_conn_state); 3281 else 3282 intel_ddi_post_disable_dp(state, encoder, old_crtc_state, 3283 old_conn_state); 3284 } 3285 3286 /* 3287 * Note: Also called from the ->post_pll_disable of the last active MST stream 3288 * encoder on its primary encoder. See also the comment for 3289 * intel_ddi_pre_enable(). 3290 */ 3291 static void intel_ddi_post_pll_disable(struct intel_atomic_state *state, 3292 struct intel_encoder *encoder, 3293 const struct intel_crtc_state *old_crtc_state, 3294 const struct drm_connector_state *old_conn_state) 3295 { 3296 struct intel_digital_port *dig_port = enc_to_dig_port(encoder); 3297 3298 main_link_aux_power_domain_put(dig_port, old_crtc_state); 3299 3300 if (intel_encoder_is_tc(encoder)) 3301 intel_tc_port_put_link(dig_port); 3302 } 3303 3304 static void trans_port_sync_stop_link_train(struct intel_atomic_state *state, 3305 struct intel_encoder *encoder, 3306 const struct intel_crtc_state *crtc_state) 3307 { 3308 const struct drm_connector_state *conn_state; 3309 struct drm_connector *conn; 3310 int i; 3311 3312 if (!crtc_state->sync_mode_slaves_mask) 3313 return; 3314 3315 for_each_new_connector_in_state(&state->base, conn, conn_state, i) { 3316 struct intel_encoder *slave_encoder = 3317 to_intel_encoder(conn_state->best_encoder); 3318 struct intel_crtc *slave_crtc = to_intel_crtc(conn_state->crtc); 3319 const struct intel_crtc_state *slave_crtc_state; 3320 3321 if (!slave_crtc) 3322 continue; 3323 3324 slave_crtc_state = 3325 intel_atomic_get_new_crtc_state(state, slave_crtc); 3326 3327 if (slave_crtc_state->master_transcoder != 3328 crtc_state->cpu_transcoder) 3329 continue; 3330 3331 intel_dp_stop_link_train(enc_to_intel_dp(slave_encoder), 3332 slave_crtc_state); 3333 } 3334 3335 usleep_range(200, 400); 3336 3337 intel_dp_stop_link_train(enc_to_intel_dp(encoder), 3338 crtc_state); 3339 } 3340 3341 static void intel_ddi_enable_dp(struct intel_atomic_state *state, 3342 struct intel_encoder *encoder, 3343 const struct intel_crtc_state *crtc_state, 3344 const struct drm_connector_state *conn_state) 3345 { 3346 struct intel_display *display = to_intel_display(encoder); 3347 struct intel_dp *intel_dp = enc_to_intel_dp(encoder); 3348 struct intel_digital_port *dig_port = enc_to_dig_port(encoder); 3349 enum port port = encoder->port; 3350 3351 if (port == PORT_A && DISPLAY_VER(display) < 9) 3352 intel_dp_stop_link_train(intel_dp, crtc_state); 3353 3354 drm_connector_update_privacy_screen(conn_state); 3355 intel_edp_backlight_on(crtc_state, conn_state); 3356 3357 if (!intel_lspcon_active(dig_port) || intel_dp_has_hdmi_sink(&dig_port->dp)) 3358 intel_dp_set_infoframes(encoder, true, crtc_state, conn_state); 3359 3360 trans_port_sync_stop_link_train(state, encoder, crtc_state); 3361 } 3362 3363 static i915_reg_t 3364 gen9_chicken_trans_reg_by_port(struct intel_display *display, enum port port) 3365 { 3366 static const enum transcoder trans[] = { 3367 [PORT_A] = TRANSCODER_EDP, 3368 [PORT_B] = TRANSCODER_A, 3369 [PORT_C] = TRANSCODER_B, 3370 [PORT_D] = TRANSCODER_C, 3371 [PORT_E] = TRANSCODER_A, 3372 }; 3373 3374 drm_WARN_ON(display->drm, DISPLAY_VER(display) < 9); 3375 3376 if (drm_WARN_ON(display->drm, port < PORT_A || port > PORT_E)) 3377 port = PORT_A; 3378 3379 return CHICKEN_TRANS(display, trans[port]); 3380 } 3381 3382 static void intel_ddi_enable_hdmi(struct intel_atomic_state *state, 3383 struct intel_encoder *encoder, 3384 const struct intel_crtc_state *crtc_state, 3385 const struct drm_connector_state *conn_state) 3386 { 3387 struct intel_display *display = to_intel_display(encoder); 3388 struct intel_digital_port *dig_port = enc_to_dig_port(encoder); 3389 struct drm_connector *connector = conn_state->connector; 3390 enum port port = encoder->port; 3391 u32 buf_ctl = 0; 3392 3393 if (!intel_hdmi_handle_sink_scrambling(encoder, connector, 3394 crtc_state->hdmi_high_tmds_clock_ratio, 3395 crtc_state->hdmi_scrambling)) 3396 drm_dbg_kms(display->drm, 3397 "[CONNECTOR:%d:%s] Failed to configure sink scrambling/TMDS bit clock ratio\n", 3398 connector->base.id, connector->name); 3399 3400 if (has_buf_trans_select(display)) 3401 hsw_prepare_hdmi_ddi_buffers(encoder, crtc_state); 3402 3403 /* e. Enable D2D Link for C10/C20 Phy */ 3404 mtl_ddi_enable_d2d(encoder); 3405 3406 encoder->set_signal_levels(encoder, crtc_state); 3407 3408 /* Display WA #1143: skl,kbl,cfl */ 3409 if (DISPLAY_VER(display) == 9 && !display->platform.broxton) { 3410 /* 3411 * For some reason these chicken bits have been 3412 * stuffed into a transcoder register, event though 3413 * the bits affect a specific DDI port rather than 3414 * a specific transcoder. 3415 */ 3416 i915_reg_t reg = gen9_chicken_trans_reg_by_port(display, port); 3417 u32 val; 3418 3419 val = intel_de_read(display, reg); 3420 3421 if (port == PORT_E) 3422 val |= DDIE_TRAINING_OVERRIDE_ENABLE | 3423 DDIE_TRAINING_OVERRIDE_VALUE; 3424 else 3425 val |= DDI_TRAINING_OVERRIDE_ENABLE | 3426 DDI_TRAINING_OVERRIDE_VALUE; 3427 3428 intel_de_write(display, reg, val); 3429 intel_de_posting_read(display, reg); 3430 3431 udelay(1); 3432 3433 if (port == PORT_E) 3434 val &= ~(DDIE_TRAINING_OVERRIDE_ENABLE | 3435 DDIE_TRAINING_OVERRIDE_VALUE); 3436 else 3437 val &= ~(DDI_TRAINING_OVERRIDE_ENABLE | 3438 DDI_TRAINING_OVERRIDE_VALUE); 3439 3440 intel_de_write(display, reg, val); 3441 } 3442 3443 intel_ddi_power_up_lanes(encoder, crtc_state); 3444 3445 /* In HDMI/DVI mode, the port width, and swing/emphasis values 3446 * are ignored so nothing special needs to be done besides 3447 * enabling the port. 3448 * 3449 * On ADL_P the PHY link rate and lane count must be programmed but 3450 * these are both 0 for HDMI. 3451 * 3452 * But MTL onwards HDMI2.1 is supported and in TMDS mode this 3453 * is filled with lane count, already set in the crtc_state. 3454 * The same is required to be filled in PORT_BUF_CTL for C10/20 Phy. 3455 */ 3456 if (dig_port->lane_reversal) 3457 buf_ctl |= DDI_BUF_PORT_REVERSAL; 3458 if (dig_port->ddi_a_4_lanes) 3459 buf_ctl |= DDI_A_4_LANES; 3460 3461 if (DISPLAY_VER(display) >= 14) { 3462 u32 port_buf = 0; 3463 3464 port_buf |= XELPDP_PORT_WIDTH(crtc_state->lane_count); 3465 3466 if (dig_port->lane_reversal) 3467 port_buf |= XELPDP_PORT_REVERSAL; 3468 3469 intel_de_rmw(display, XELPDP_PORT_BUF_CTL1(display, port), 3470 XELPDP_PORT_WIDTH_MASK | XELPDP_PORT_REVERSAL, port_buf); 3471 3472 buf_ctl |= DDI_PORT_WIDTH(crtc_state->lane_count); 3473 3474 if (DISPLAY_VER(display) >= 20) 3475 buf_ctl |= XE2LPD_DDI_BUF_D2D_LINK_ENABLE; 3476 } else if (display->platform.alderlake_p && intel_encoder_is_tc(encoder)) { 3477 drm_WARN_ON(display->drm, !intel_tc_port_in_legacy_mode(dig_port)); 3478 buf_ctl |= DDI_BUF_CTL_TC_PHY_OWNERSHIP; 3479 } 3480 3481 intel_ddi_buf_enable(encoder, buf_ctl); 3482 } 3483 3484 static void intel_ddi_enable(struct intel_atomic_state *state, 3485 struct intel_encoder *encoder, 3486 const struct intel_crtc_state *crtc_state, 3487 const struct drm_connector_state *conn_state) 3488 { 3489 struct intel_display *display = to_intel_display(encoder); 3490 struct intel_crtc *pipe_crtc; 3491 enum transcoder cpu_transcoder = crtc_state->cpu_transcoder; 3492 bool is_hdmi = intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI); 3493 int i; 3494 3495 /* 128b/132b SST */ 3496 if (!is_hdmi && intel_dp_is_uhbr(crtc_state)) { 3497 const struct drm_display_mode *adjusted_mode = &crtc_state->hw.adjusted_mode; 3498 u64 crtc_clock_hz = KHz(adjusted_mode->crtc_clock); 3499 3500 intel_de_write(display, TRANS_DP2_VFREQHIGH(cpu_transcoder), 3501 TRANS_DP2_VFREQ_PIXEL_CLOCK(crtc_clock_hz >> 24)); 3502 intel_de_write(display, TRANS_DP2_VFREQLOW(cpu_transcoder), 3503 TRANS_DP2_VFREQ_PIXEL_CLOCK(crtc_clock_hz & 0xffffff)); 3504 } 3505 3506 intel_ddi_enable_transcoder_func(encoder, crtc_state); 3507 3508 intel_vrr_transcoder_enable(crtc_state); 3509 3510 /* Enable/Disable DP2.0 SDP split config before transcoder */ 3511 intel_audio_sdp_split_update(crtc_state); 3512 3513 /* 128b/132b SST */ 3514 if (!is_hdmi && intel_dp_is_uhbr(crtc_state)) { 3515 struct intel_dp *intel_dp = enc_to_intel_dp(encoder); 3516 3517 intel_ddi_clear_act_sent(encoder, crtc_state); 3518 3519 intel_de_rmw(display, TRANS_DDI_FUNC_CTL(display, cpu_transcoder), 0, 3520 TRANS_DDI_DP_VC_PAYLOAD_ALLOC); 3521 3522 intel_ddi_wait_for_act_sent(encoder, crtc_state); 3523 drm_dp_dpcd_poll_act_handled(&intel_dp->aux, 0); 3524 } 3525 3526 intel_enable_transcoder(crtc_state); 3527 3528 intel_ddi_wait_for_fec_status(encoder, crtc_state, true); 3529 3530 for_each_pipe_crtc_modeset_enable(display, pipe_crtc, crtc_state, i) { 3531 const struct intel_crtc_state *pipe_crtc_state = 3532 intel_atomic_get_new_crtc_state(state, pipe_crtc); 3533 3534 intel_crtc_vblank_on(pipe_crtc_state); 3535 } 3536 3537 if (is_hdmi) 3538 intel_ddi_enable_hdmi(state, encoder, crtc_state, conn_state); 3539 else 3540 intel_ddi_enable_dp(state, encoder, crtc_state, conn_state); 3541 3542 intel_hdcp_enable(state, encoder, crtc_state, conn_state); 3543 3544 } 3545 3546 static void intel_ddi_disable_dp(struct intel_atomic_state *state, 3547 struct intel_encoder *encoder, 3548 const struct intel_crtc_state *old_crtc_state, 3549 const struct drm_connector_state *old_conn_state) 3550 { 3551 struct intel_dp *intel_dp = enc_to_intel_dp(encoder); 3552 struct intel_connector *connector = 3553 to_intel_connector(old_conn_state->connector); 3554 3555 intel_dp->link.active = false; 3556 3557 intel_psr_disable(intel_dp, old_crtc_state); 3558 intel_alpm_disable(intel_dp); 3559 intel_edp_backlight_off(old_conn_state); 3560 /* Disable the decompression in DP Sink */ 3561 intel_dp_sink_disable_decompression(state, 3562 connector, old_crtc_state); 3563 /* Disable Ignore_MSA bit in DP Sink */ 3564 intel_dp_sink_set_msa_timing_par_ignore_state(intel_dp, old_crtc_state, 3565 false); 3566 } 3567 3568 static void intel_ddi_disable_hdmi(struct intel_atomic_state *state, 3569 struct intel_encoder *encoder, 3570 const struct intel_crtc_state *old_crtc_state, 3571 const struct drm_connector_state *old_conn_state) 3572 { 3573 struct intel_display *display = to_intel_display(encoder); 3574 struct drm_connector *connector = old_conn_state->connector; 3575 3576 if (!intel_hdmi_handle_sink_scrambling(encoder, connector, 3577 false, false)) 3578 drm_dbg_kms(display->drm, 3579 "[CONNECTOR:%d:%s] Failed to reset sink scrambling/TMDS bit clock ratio\n", 3580 connector->base.id, connector->name); 3581 } 3582 3583 static void intel_ddi_disable(struct intel_atomic_state *state, 3584 struct intel_encoder *encoder, 3585 const struct intel_crtc_state *old_crtc_state, 3586 const struct drm_connector_state *old_conn_state) 3587 { 3588 intel_tc_port_link_cancel_reset_work(enc_to_dig_port(encoder)); 3589 3590 intel_hdcp_disable(to_intel_connector(old_conn_state->connector)); 3591 3592 if (intel_crtc_has_type(old_crtc_state, INTEL_OUTPUT_HDMI)) 3593 intel_ddi_disable_hdmi(state, encoder, old_crtc_state, 3594 old_conn_state); 3595 else 3596 intel_ddi_disable_dp(state, encoder, old_crtc_state, 3597 old_conn_state); 3598 } 3599 3600 static void intel_ddi_update_pipe_dp(struct intel_atomic_state *state, 3601 struct intel_encoder *encoder, 3602 const struct intel_crtc_state *crtc_state, 3603 const struct drm_connector_state *conn_state) 3604 { 3605 intel_ddi_set_dp_msa(crtc_state, conn_state); 3606 3607 intel_dp_set_infoframes(encoder, true, crtc_state, conn_state); 3608 3609 intel_backlight_update(state, encoder, crtc_state, conn_state); 3610 drm_connector_update_privacy_screen(conn_state); 3611 } 3612 3613 static void intel_ddi_update_pipe_hdmi(struct intel_encoder *encoder, 3614 const struct intel_crtc_state *crtc_state, 3615 const struct drm_connector_state *conn_state) 3616 { 3617 intel_hdmi_fastset_infoframes(encoder, crtc_state, conn_state); 3618 } 3619 3620 void intel_ddi_update_pipe(struct intel_atomic_state *state, 3621 struct intel_encoder *encoder, 3622 const struct intel_crtc_state *crtc_state, 3623 const struct drm_connector_state *conn_state) 3624 { 3625 3626 if (!intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI) && 3627 !intel_encoder_is_mst(encoder)) 3628 intel_ddi_update_pipe_dp(state, encoder, crtc_state, 3629 conn_state); 3630 3631 if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI)) 3632 intel_ddi_update_pipe_hdmi(encoder, crtc_state, 3633 conn_state); 3634 3635 intel_hdcp_update_pipe(state, encoder, crtc_state, conn_state); 3636 } 3637 3638 void intel_ddi_update_active_dpll(struct intel_atomic_state *state, 3639 struct intel_encoder *encoder, 3640 struct intel_crtc *crtc) 3641 { 3642 struct intel_display *display = to_intel_display(encoder); 3643 const struct intel_crtc_state *crtc_state = 3644 intel_atomic_get_new_crtc_state(state, crtc); 3645 struct intel_crtc *pipe_crtc; 3646 3647 /* FIXME: Add MTL pll_mgr */ 3648 if (DISPLAY_VER(display) >= 14 || !intel_encoder_is_tc(encoder)) 3649 return; 3650 3651 for_each_intel_crtc_in_pipe_mask(display->drm, pipe_crtc, 3652 intel_crtc_joined_pipe_mask(crtc_state)) 3653 intel_update_active_dpll(state, pipe_crtc, encoder); 3654 } 3655 3656 /* 3657 * Note: Also called from the ->pre_pll_enable of the first active MST stream 3658 * encoder on its primary encoder. See also the comment for 3659 * intel_ddi_pre_enable(). 3660 */ 3661 static void 3662 intel_ddi_pre_pll_enable(struct intel_atomic_state *state, 3663 struct intel_encoder *encoder, 3664 const struct intel_crtc_state *crtc_state, 3665 const struct drm_connector_state *conn_state) 3666 { 3667 struct intel_display *display = to_intel_display(encoder); 3668 struct intel_digital_port *dig_port = enc_to_dig_port(encoder); 3669 bool is_tc_port = intel_encoder_is_tc(encoder); 3670 3671 if (is_tc_port) { 3672 struct intel_crtc *crtc = to_intel_crtc(crtc_state->uapi.crtc); 3673 3674 intel_tc_port_get_link(dig_port, crtc_state->lane_count); 3675 intel_ddi_update_active_dpll(state, encoder, crtc); 3676 } 3677 3678 main_link_aux_power_domain_get(dig_port, crtc_state); 3679 3680 if (is_tc_port && !intel_tc_port_in_tbt_alt_mode(dig_port)) 3681 /* 3682 * Program the lane count for static/dynamic connections on 3683 * Type-C ports. Skip this step for TBT. 3684 */ 3685 intel_tc_port_set_fia_lane_count(dig_port, crtc_state->lane_count); 3686 else if (display->platform.geminilake || display->platform.broxton) 3687 bxt_dpio_phy_set_lane_optim_mask(encoder, 3688 crtc_state->lane_lat_optim_mask); 3689 } 3690 3691 static void adlp_tbt_to_dp_alt_switch_wa(struct intel_encoder *encoder) 3692 { 3693 struct intel_display *display = to_intel_display(encoder); 3694 enum tc_port tc_port = intel_encoder_to_tc(encoder); 3695 int ln; 3696 3697 for (ln = 0; ln < 2; ln++) 3698 intel_dkl_phy_rmw(display, DKL_PCS_DW5(tc_port, ln), 3699 DKL_PCS_DW5_CORE_SOFTRESET, 0); 3700 } 3701 3702 static void mtl_ddi_prepare_link_retrain(struct intel_dp *intel_dp, 3703 const struct intel_crtc_state *crtc_state) 3704 { 3705 struct intel_display *display = to_intel_display(crtc_state); 3706 struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp); 3707 struct intel_encoder *encoder = &dig_port->base; 3708 u32 dp_tp_ctl; 3709 3710 /* 3711 * TODO: To train with only a different voltage swing entry is not 3712 * necessary disable and enable port 3713 */ 3714 dp_tp_ctl = intel_de_read(display, dp_tp_ctl_reg(encoder, crtc_state)); 3715 3716 drm_WARN_ON(display->drm, dp_tp_ctl & DP_TP_CTL_ENABLE); 3717 3718 /* 6.d Configure and enable DP_TP_CTL with link training pattern 1 selected */ 3719 dp_tp_ctl = DP_TP_CTL_ENABLE | DP_TP_CTL_LINK_TRAIN_PAT1; 3720 if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_DP_MST) || 3721 intel_dp_is_uhbr(crtc_state)) { 3722 dp_tp_ctl |= DP_TP_CTL_MODE_MST; 3723 } else { 3724 dp_tp_ctl |= DP_TP_CTL_MODE_SST; 3725 if (crtc_state->enhanced_framing) 3726 dp_tp_ctl |= DP_TP_CTL_ENHANCED_FRAME_ENABLE; 3727 } 3728 intel_de_write(display, dp_tp_ctl_reg(encoder, crtc_state), dp_tp_ctl); 3729 intel_de_posting_read(display, dp_tp_ctl_reg(encoder, crtc_state)); 3730 3731 /* 6.f Enable D2D Link */ 3732 mtl_ddi_enable_d2d(encoder); 3733 3734 /* 6.g Configure voltage swing and related IO settings */ 3735 encoder->set_signal_levels(encoder, crtc_state); 3736 3737 /* 6.h Configure PORT_BUF_CTL1 */ 3738 mtl_port_buf_ctl_program(encoder, crtc_state); 3739 3740 /* 6.i Configure and enable DDI_CTL_DE to start sending valid data to port slice */ 3741 if (DISPLAY_VER(display) >= 20) 3742 intel_dp->DP |= XE2LPD_DDI_BUF_D2D_LINK_ENABLE; 3743 3744 intel_ddi_buf_enable(encoder, intel_dp->DP); 3745 intel_dp->DP |= DDI_BUF_CTL_ENABLE; 3746 } 3747 3748 static void intel_ddi_prepare_link_retrain(struct intel_dp *intel_dp, 3749 const struct intel_crtc_state *crtc_state) 3750 { 3751 struct intel_display *display = to_intel_display(intel_dp); 3752 struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp); 3753 struct intel_encoder *encoder = &dig_port->base; 3754 u32 dp_tp_ctl; 3755 3756 dp_tp_ctl = intel_de_read(display, dp_tp_ctl_reg(encoder, crtc_state)); 3757 3758 drm_WARN_ON(display->drm, dp_tp_ctl & DP_TP_CTL_ENABLE); 3759 3760 dp_tp_ctl = DP_TP_CTL_ENABLE | DP_TP_CTL_LINK_TRAIN_PAT1; 3761 if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_DP_MST) || 3762 intel_dp_is_uhbr(crtc_state)) { 3763 dp_tp_ctl |= DP_TP_CTL_MODE_MST; 3764 } else { 3765 dp_tp_ctl |= DP_TP_CTL_MODE_SST; 3766 if (crtc_state->enhanced_framing) 3767 dp_tp_ctl |= DP_TP_CTL_ENHANCED_FRAME_ENABLE; 3768 } 3769 intel_de_write(display, dp_tp_ctl_reg(encoder, crtc_state), dp_tp_ctl); 3770 intel_de_posting_read(display, dp_tp_ctl_reg(encoder, crtc_state)); 3771 3772 if (display->platform.alderlake_p && 3773 (intel_tc_port_in_dp_alt_mode(dig_port) || intel_tc_port_in_legacy_mode(dig_port))) 3774 adlp_tbt_to_dp_alt_switch_wa(encoder); 3775 3776 intel_ddi_buf_enable(encoder, intel_dp->DP); 3777 intel_dp->DP |= DDI_BUF_CTL_ENABLE; 3778 } 3779 3780 static void intel_ddi_set_link_train(struct intel_dp *intel_dp, 3781 const struct intel_crtc_state *crtc_state, 3782 u8 dp_train_pat) 3783 { 3784 struct intel_display *display = to_intel_display(intel_dp); 3785 struct intel_encoder *encoder = &dp_to_dig_port(intel_dp)->base; 3786 u32 temp; 3787 3788 temp = intel_de_read(display, dp_tp_ctl_reg(encoder, crtc_state)); 3789 3790 temp &= ~DP_TP_CTL_LINK_TRAIN_MASK; 3791 switch (intel_dp_training_pattern_symbol(dp_train_pat)) { 3792 case DP_TRAINING_PATTERN_DISABLE: 3793 temp |= DP_TP_CTL_LINK_TRAIN_NORMAL; 3794 break; 3795 case DP_TRAINING_PATTERN_1: 3796 temp |= DP_TP_CTL_LINK_TRAIN_PAT1; 3797 break; 3798 case DP_TRAINING_PATTERN_2: 3799 temp |= DP_TP_CTL_LINK_TRAIN_PAT2; 3800 break; 3801 case DP_TRAINING_PATTERN_3: 3802 temp |= DP_TP_CTL_LINK_TRAIN_PAT3; 3803 break; 3804 case DP_TRAINING_PATTERN_4: 3805 temp |= DP_TP_CTL_LINK_TRAIN_PAT4; 3806 break; 3807 } 3808 3809 intel_de_write(display, dp_tp_ctl_reg(encoder, crtc_state), temp); 3810 } 3811 3812 static void intel_ddi_set_idle_link_train(struct intel_dp *intel_dp, 3813 const struct intel_crtc_state *crtc_state) 3814 { 3815 struct intel_display *display = to_intel_display(intel_dp); 3816 struct intel_encoder *encoder = &dp_to_dig_port(intel_dp)->base; 3817 enum port port = encoder->port; 3818 3819 intel_de_rmw(display, dp_tp_ctl_reg(encoder, crtc_state), 3820 DP_TP_CTL_LINK_TRAIN_MASK, DP_TP_CTL_LINK_TRAIN_IDLE); 3821 3822 /* 3823 * Until TGL on PORT_A we can have only eDP in SST mode. There the only 3824 * reason we need to set idle transmission mode is to work around a HW 3825 * issue where we enable the pipe while not in idle link-training mode. 3826 * In this case there is requirement to wait for a minimum number of 3827 * idle patterns to be sent. 3828 */ 3829 if (port == PORT_A && DISPLAY_VER(display) < 12) 3830 return; 3831 3832 if (intel_de_wait_for_set(display, 3833 dp_tp_status_reg(encoder, crtc_state), 3834 DP_TP_STATUS_IDLE_DONE, 2)) 3835 drm_err(display->drm, 3836 "Timed out waiting for DP idle patterns\n"); 3837 } 3838 3839 static bool intel_ddi_is_audio_enabled(struct intel_display *display, 3840 enum transcoder cpu_transcoder) 3841 { 3842 if (cpu_transcoder == TRANSCODER_EDP) 3843 return false; 3844 3845 if (!intel_display_power_is_enabled(display, POWER_DOMAIN_AUDIO_MMIO)) 3846 return false; 3847 3848 return intel_de_read(display, HSW_AUD_PIN_ELD_CP_VLD) & 3849 AUDIO_OUTPUT_ENABLE(cpu_transcoder); 3850 } 3851 3852 static int tgl_ddi_min_voltage_level(const struct intel_crtc_state *crtc_state) 3853 { 3854 if (crtc_state->port_clock > 594000) 3855 return 2; 3856 else 3857 return 0; 3858 } 3859 3860 static int jsl_ddi_min_voltage_level(const struct intel_crtc_state *crtc_state) 3861 { 3862 if (crtc_state->port_clock > 594000) 3863 return 3; 3864 else 3865 return 0; 3866 } 3867 3868 static int icl_ddi_min_voltage_level(const struct intel_crtc_state *crtc_state) 3869 { 3870 if (crtc_state->port_clock > 594000) 3871 return 1; 3872 else 3873 return 0; 3874 } 3875 3876 void intel_ddi_compute_min_voltage_level(struct intel_crtc_state *crtc_state) 3877 { 3878 struct intel_display *display = to_intel_display(crtc_state); 3879 3880 if (DISPLAY_VER(display) >= 14) 3881 crtc_state->min_voltage_level = icl_ddi_min_voltage_level(crtc_state); 3882 else if (DISPLAY_VER(display) >= 12) 3883 crtc_state->min_voltage_level = tgl_ddi_min_voltage_level(crtc_state); 3884 else if (display->platform.jasperlake || display->platform.elkhartlake) 3885 crtc_state->min_voltage_level = jsl_ddi_min_voltage_level(crtc_state); 3886 else if (DISPLAY_VER(display) >= 11) 3887 crtc_state->min_voltage_level = icl_ddi_min_voltage_level(crtc_state); 3888 } 3889 3890 static enum transcoder bdw_transcoder_master_readout(struct intel_display *display, 3891 enum transcoder cpu_transcoder) 3892 { 3893 u32 master_select; 3894 3895 if (DISPLAY_VER(display) >= 11) { 3896 u32 ctl2 = intel_de_read(display, 3897 TRANS_DDI_FUNC_CTL2(display, cpu_transcoder)); 3898 3899 if ((ctl2 & PORT_SYNC_MODE_ENABLE) == 0) 3900 return INVALID_TRANSCODER; 3901 3902 master_select = REG_FIELD_GET(PORT_SYNC_MODE_MASTER_SELECT_MASK, ctl2); 3903 } else { 3904 u32 ctl = intel_de_read(display, 3905 TRANS_DDI_FUNC_CTL(display, cpu_transcoder)); 3906 3907 if ((ctl & TRANS_DDI_PORT_SYNC_ENABLE) == 0) 3908 return INVALID_TRANSCODER; 3909 3910 master_select = REG_FIELD_GET(TRANS_DDI_PORT_SYNC_MASTER_SELECT_MASK, ctl); 3911 } 3912 3913 if (master_select == 0) 3914 return TRANSCODER_EDP; 3915 else 3916 return master_select - 1; 3917 } 3918 3919 static void bdw_get_trans_port_sync_config(struct intel_crtc_state *crtc_state) 3920 { 3921 struct intel_display *display = to_intel_display(crtc_state); 3922 u32 transcoders = BIT(TRANSCODER_A) | BIT(TRANSCODER_B) | 3923 BIT(TRANSCODER_C) | BIT(TRANSCODER_D); 3924 enum transcoder cpu_transcoder; 3925 3926 crtc_state->master_transcoder = 3927 bdw_transcoder_master_readout(display, crtc_state->cpu_transcoder); 3928 3929 for_each_cpu_transcoder_masked(display, cpu_transcoder, transcoders) { 3930 enum intel_display_power_domain power_domain; 3931 intel_wakeref_t trans_wakeref; 3932 3933 power_domain = POWER_DOMAIN_TRANSCODER(cpu_transcoder); 3934 trans_wakeref = intel_display_power_get_if_enabled(display, 3935 power_domain); 3936 3937 if (!trans_wakeref) 3938 continue; 3939 3940 if (bdw_transcoder_master_readout(display, cpu_transcoder) == 3941 crtc_state->cpu_transcoder) 3942 crtc_state->sync_mode_slaves_mask |= BIT(cpu_transcoder); 3943 3944 intel_display_power_put(display, power_domain, trans_wakeref); 3945 } 3946 3947 drm_WARN_ON(display->drm, 3948 crtc_state->master_transcoder != INVALID_TRANSCODER && 3949 crtc_state->sync_mode_slaves_mask); 3950 } 3951 3952 static void intel_ddi_read_func_ctl_dvi(struct intel_encoder *encoder, 3953 struct intel_crtc_state *crtc_state, 3954 u32 ddi_func_ctl) 3955 { 3956 struct intel_display *display = to_intel_display(encoder); 3957 3958 crtc_state->output_types |= BIT(INTEL_OUTPUT_HDMI); 3959 if (DISPLAY_VER(display) >= 14) 3960 crtc_state->lane_count = 3961 ((ddi_func_ctl & DDI_PORT_WIDTH_MASK) >> DDI_PORT_WIDTH_SHIFT) + 1; 3962 else 3963 crtc_state->lane_count = 4; 3964 } 3965 3966 static void intel_ddi_read_func_ctl_hdmi(struct intel_encoder *encoder, 3967 struct intel_crtc_state *crtc_state, 3968 u32 ddi_func_ctl) 3969 { 3970 crtc_state->has_hdmi_sink = true; 3971 3972 crtc_state->infoframes.enable |= 3973 intel_hdmi_infoframes_enabled(encoder, crtc_state); 3974 3975 if (crtc_state->infoframes.enable) 3976 crtc_state->has_infoframe = true; 3977 3978 if (ddi_func_ctl & TRANS_DDI_HDMI_SCRAMBLING) 3979 crtc_state->hdmi_scrambling = true; 3980 if (ddi_func_ctl & TRANS_DDI_HIGH_TMDS_CHAR_RATE) 3981 crtc_state->hdmi_high_tmds_clock_ratio = true; 3982 3983 intel_ddi_read_func_ctl_dvi(encoder, crtc_state, ddi_func_ctl); 3984 } 3985 3986 static void intel_ddi_read_func_ctl_fdi(struct intel_encoder *encoder, 3987 struct intel_crtc_state *crtc_state, 3988 u32 ddi_func_ctl) 3989 { 3990 struct intel_display *display = to_intel_display(encoder); 3991 3992 crtc_state->output_types |= BIT(INTEL_OUTPUT_ANALOG); 3993 crtc_state->enhanced_framing = 3994 intel_de_read(display, dp_tp_ctl_reg(encoder, crtc_state)) & 3995 DP_TP_CTL_ENHANCED_FRAME_ENABLE; 3996 } 3997 3998 static void intel_ddi_read_func_ctl_dp_sst(struct intel_encoder *encoder, 3999 struct intel_crtc_state *crtc_state, 4000 u32 ddi_func_ctl) 4001 { 4002 struct intel_display *display = to_intel_display(encoder); 4003 struct intel_crtc *crtc = to_intel_crtc(crtc_state->uapi.crtc); 4004 struct intel_digital_port *dig_port = enc_to_dig_port(encoder); 4005 enum transcoder cpu_transcoder = crtc_state->cpu_transcoder; 4006 4007 if (encoder->type == INTEL_OUTPUT_EDP) 4008 crtc_state->output_types |= BIT(INTEL_OUTPUT_EDP); 4009 else 4010 crtc_state->output_types |= BIT(INTEL_OUTPUT_DP); 4011 crtc_state->lane_count = 4012 ((ddi_func_ctl & DDI_PORT_WIDTH_MASK) >> DDI_PORT_WIDTH_SHIFT) + 1; 4013 4014 if (DISPLAY_VER(display) >= 12 && 4015 (ddi_func_ctl & TRANS_DDI_MODE_SELECT_MASK) == TRANS_DDI_MODE_SELECT_FDI_OR_128B132B) 4016 crtc_state->mst_master_transcoder = 4017 REG_FIELD_GET(TRANS_DDI_MST_TRANSPORT_SELECT_MASK, ddi_func_ctl); 4018 4019 intel_cpu_transcoder_get_m1_n1(crtc, cpu_transcoder, &crtc_state->dp_m_n); 4020 intel_cpu_transcoder_get_m2_n2(crtc, cpu_transcoder, &crtc_state->dp_m2_n2); 4021 4022 crtc_state->enhanced_framing = 4023 intel_de_read(display, dp_tp_ctl_reg(encoder, crtc_state)) & 4024 DP_TP_CTL_ENHANCED_FRAME_ENABLE; 4025 4026 if (DISPLAY_VER(display) >= 11) 4027 crtc_state->fec_enable = 4028 intel_de_read(display, 4029 dp_tp_ctl_reg(encoder, crtc_state)) & DP_TP_CTL_FEC_ENABLE; 4030 4031 if (intel_lspcon_active(dig_port) && intel_dp_has_hdmi_sink(&dig_port->dp)) 4032 crtc_state->infoframes.enable |= 4033 intel_lspcon_infoframes_enabled(encoder, crtc_state); 4034 else 4035 crtc_state->infoframes.enable |= 4036 intel_hdmi_infoframes_enabled(encoder, crtc_state); 4037 } 4038 4039 static void intel_ddi_read_func_ctl_dp_mst(struct intel_encoder *encoder, 4040 struct intel_crtc_state *crtc_state, 4041 u32 ddi_func_ctl) 4042 { 4043 struct intel_display *display = to_intel_display(encoder); 4044 struct intel_crtc *crtc = to_intel_crtc(crtc_state->uapi.crtc); 4045 enum transcoder cpu_transcoder = crtc_state->cpu_transcoder; 4046 4047 crtc_state->output_types |= BIT(INTEL_OUTPUT_DP_MST); 4048 crtc_state->lane_count = 4049 ((ddi_func_ctl & DDI_PORT_WIDTH_MASK) >> DDI_PORT_WIDTH_SHIFT) + 1; 4050 4051 if (DISPLAY_VER(display) >= 12) 4052 crtc_state->mst_master_transcoder = 4053 REG_FIELD_GET(TRANS_DDI_MST_TRANSPORT_SELECT_MASK, ddi_func_ctl); 4054 4055 intel_cpu_transcoder_get_m1_n1(crtc, cpu_transcoder, &crtc_state->dp_m_n); 4056 4057 if (DISPLAY_VER(display) >= 11) 4058 crtc_state->fec_enable = 4059 intel_de_read(display, 4060 dp_tp_ctl_reg(encoder, crtc_state)) & DP_TP_CTL_FEC_ENABLE; 4061 4062 crtc_state->infoframes.enable |= 4063 intel_hdmi_infoframes_enabled(encoder, crtc_state); 4064 } 4065 4066 static void intel_ddi_read_func_ctl(struct intel_encoder *encoder, 4067 struct intel_crtc_state *pipe_config) 4068 { 4069 struct intel_display *display = to_intel_display(encoder); 4070 enum transcoder cpu_transcoder = pipe_config->cpu_transcoder; 4071 u32 ddi_func_ctl, ddi_mode, flags = 0; 4072 4073 ddi_func_ctl = intel_de_read(display, TRANS_DDI_FUNC_CTL(display, cpu_transcoder)); 4074 if (ddi_func_ctl & TRANS_DDI_PHSYNC) 4075 flags |= DRM_MODE_FLAG_PHSYNC; 4076 else 4077 flags |= DRM_MODE_FLAG_NHSYNC; 4078 if (ddi_func_ctl & TRANS_DDI_PVSYNC) 4079 flags |= DRM_MODE_FLAG_PVSYNC; 4080 else 4081 flags |= DRM_MODE_FLAG_NVSYNC; 4082 4083 pipe_config->hw.adjusted_mode.flags |= flags; 4084 4085 switch (ddi_func_ctl & TRANS_DDI_BPC_MASK) { 4086 case TRANS_DDI_BPC_6: 4087 pipe_config->pipe_bpp = 18; 4088 break; 4089 case TRANS_DDI_BPC_8: 4090 pipe_config->pipe_bpp = 24; 4091 break; 4092 case TRANS_DDI_BPC_10: 4093 pipe_config->pipe_bpp = 30; 4094 break; 4095 case TRANS_DDI_BPC_12: 4096 pipe_config->pipe_bpp = 36; 4097 break; 4098 default: 4099 break; 4100 } 4101 4102 ddi_mode = ddi_func_ctl & TRANS_DDI_MODE_SELECT_MASK; 4103 4104 if (ddi_mode == TRANS_DDI_MODE_SELECT_HDMI) { 4105 intel_ddi_read_func_ctl_hdmi(encoder, pipe_config, ddi_func_ctl); 4106 } else if (ddi_mode == TRANS_DDI_MODE_SELECT_DVI) { 4107 intel_ddi_read_func_ctl_dvi(encoder, pipe_config, ddi_func_ctl); 4108 } else if (ddi_mode == TRANS_DDI_MODE_SELECT_FDI_OR_128B132B && !HAS_DP20(display)) { 4109 intel_ddi_read_func_ctl_fdi(encoder, pipe_config, ddi_func_ctl); 4110 } else if (ddi_mode == TRANS_DDI_MODE_SELECT_DP_SST) { 4111 intel_ddi_read_func_ctl_dp_sst(encoder, pipe_config, ddi_func_ctl); 4112 } else if (ddi_mode == TRANS_DDI_MODE_SELECT_DP_MST) { 4113 intel_ddi_read_func_ctl_dp_mst(encoder, pipe_config, ddi_func_ctl); 4114 } else if (ddi_mode == TRANS_DDI_MODE_SELECT_FDI_OR_128B132B && HAS_DP20(display)) { 4115 struct intel_dp *intel_dp = enc_to_intel_dp(encoder); 4116 4117 /* 4118 * If this is true, we know we're being called from mst stream 4119 * encoder's ->get_config(). 4120 */ 4121 if (intel_dp_mst_active_streams(intel_dp)) 4122 intel_ddi_read_func_ctl_dp_mst(encoder, pipe_config, ddi_func_ctl); 4123 else 4124 intel_ddi_read_func_ctl_dp_sst(encoder, pipe_config, ddi_func_ctl); 4125 } 4126 } 4127 4128 /* 4129 * Note: Also called from the ->get_config of the MST stream encoders on their 4130 * primary encoder, via the platform specific hooks here. See also the comment 4131 * for intel_ddi_pre_enable(). 4132 */ 4133 static void intel_ddi_get_config(struct intel_encoder *encoder, 4134 struct intel_crtc_state *pipe_config) 4135 { 4136 struct intel_display *display = to_intel_display(encoder); 4137 enum transcoder cpu_transcoder = pipe_config->cpu_transcoder; 4138 4139 /* XXX: DSI transcoder paranoia */ 4140 if (drm_WARN_ON(display->drm, transcoder_is_dsi(cpu_transcoder))) 4141 return; 4142 4143 intel_ddi_read_func_ctl(encoder, pipe_config); 4144 4145 intel_ddi_mso_get_config(encoder, pipe_config); 4146 4147 pipe_config->has_audio = 4148 intel_ddi_is_audio_enabled(display, cpu_transcoder); 4149 4150 if (encoder->type == INTEL_OUTPUT_EDP) 4151 intel_edp_fixup_vbt_bpp(encoder, pipe_config->pipe_bpp); 4152 4153 ddi_dotclock_get(pipe_config); 4154 4155 if (display->platform.geminilake || display->platform.broxton) 4156 pipe_config->lane_lat_optim_mask = 4157 bxt_dpio_phy_get_lane_lat_optim_mask(encoder); 4158 4159 intel_ddi_compute_min_voltage_level(pipe_config); 4160 4161 intel_hdmi_read_gcp_infoframe(encoder, pipe_config); 4162 4163 intel_read_infoframe(encoder, pipe_config, 4164 HDMI_INFOFRAME_TYPE_AVI, 4165 &pipe_config->infoframes.avi); 4166 intel_read_infoframe(encoder, pipe_config, 4167 HDMI_INFOFRAME_TYPE_SPD, 4168 &pipe_config->infoframes.spd); 4169 intel_read_infoframe(encoder, pipe_config, 4170 HDMI_INFOFRAME_TYPE_VENDOR, 4171 &pipe_config->infoframes.hdmi); 4172 intel_read_infoframe(encoder, pipe_config, 4173 HDMI_INFOFRAME_TYPE_DRM, 4174 &pipe_config->infoframes.drm); 4175 4176 if (DISPLAY_VER(display) >= 8) 4177 bdw_get_trans_port_sync_config(pipe_config); 4178 4179 intel_psr_get_config(encoder, pipe_config); 4180 4181 intel_read_dp_sdp(encoder, pipe_config, HDMI_PACKET_TYPE_GAMUT_METADATA); 4182 intel_read_dp_sdp(encoder, pipe_config, DP_SDP_VSC); 4183 intel_read_dp_sdp(encoder, pipe_config, DP_SDP_ADAPTIVE_SYNC); 4184 4185 intel_audio_codec_get_config(encoder, pipe_config); 4186 } 4187 4188 void intel_ddi_get_clock(struct intel_encoder *encoder, 4189 struct intel_crtc_state *crtc_state, 4190 struct intel_shared_dpll *pll) 4191 { 4192 struct intel_display *display = to_intel_display(encoder); 4193 enum icl_port_dpll_id port_dpll_id = ICL_PORT_DPLL_DEFAULT; 4194 struct icl_port_dpll *port_dpll = &crtc_state->icl_port_dplls[port_dpll_id]; 4195 bool pll_active; 4196 4197 if (drm_WARN_ON(display->drm, !pll)) 4198 return; 4199 4200 port_dpll->pll = pll; 4201 pll_active = intel_dpll_get_hw_state(display, pll, &port_dpll->hw_state); 4202 drm_WARN_ON(display->drm, !pll_active); 4203 4204 icl_set_active_port_dpll(crtc_state, port_dpll_id); 4205 4206 crtc_state->port_clock = intel_dpll_get_freq(display, crtc_state->shared_dpll, 4207 &crtc_state->dpll_hw_state); 4208 } 4209 4210 static void mtl_ddi_get_config(struct intel_encoder *encoder, 4211 struct intel_crtc_state *crtc_state) 4212 { 4213 intel_cx0pll_readout_hw_state(encoder, &crtc_state->dpll_hw_state.cx0pll); 4214 4215 if (crtc_state->dpll_hw_state.cx0pll.tbt_mode) 4216 crtc_state->port_clock = intel_mtl_tbt_calc_port_clock(encoder); 4217 else 4218 crtc_state->port_clock = intel_cx0pll_calc_port_clock(encoder, &crtc_state->dpll_hw_state.cx0pll); 4219 4220 intel_ddi_get_config(encoder, crtc_state); 4221 } 4222 4223 static void dg2_ddi_get_config(struct intel_encoder *encoder, 4224 struct intel_crtc_state *crtc_state) 4225 { 4226 intel_mpllb_readout_hw_state(encoder, &crtc_state->dpll_hw_state.mpllb); 4227 crtc_state->port_clock = intel_mpllb_calc_port_clock(encoder, &crtc_state->dpll_hw_state.mpllb); 4228 4229 intel_ddi_get_config(encoder, crtc_state); 4230 } 4231 4232 static void adls_ddi_get_config(struct intel_encoder *encoder, 4233 struct intel_crtc_state *crtc_state) 4234 { 4235 intel_ddi_get_clock(encoder, crtc_state, adls_ddi_get_pll(encoder)); 4236 intel_ddi_get_config(encoder, crtc_state); 4237 } 4238 4239 static void rkl_ddi_get_config(struct intel_encoder *encoder, 4240 struct intel_crtc_state *crtc_state) 4241 { 4242 intel_ddi_get_clock(encoder, crtc_state, rkl_ddi_get_pll(encoder)); 4243 intel_ddi_get_config(encoder, crtc_state); 4244 } 4245 4246 static void dg1_ddi_get_config(struct intel_encoder *encoder, 4247 struct intel_crtc_state *crtc_state) 4248 { 4249 intel_ddi_get_clock(encoder, crtc_state, dg1_ddi_get_pll(encoder)); 4250 intel_ddi_get_config(encoder, crtc_state); 4251 } 4252 4253 static void icl_ddi_combo_get_config(struct intel_encoder *encoder, 4254 struct intel_crtc_state *crtc_state) 4255 { 4256 intel_ddi_get_clock(encoder, crtc_state, icl_ddi_combo_get_pll(encoder)); 4257 intel_ddi_get_config(encoder, crtc_state); 4258 } 4259 4260 static bool icl_ddi_tc_pll_is_tbt(const struct intel_shared_dpll *pll) 4261 { 4262 return pll->info->id == DPLL_ID_ICL_TBTPLL; 4263 } 4264 4265 static enum icl_port_dpll_id 4266 icl_ddi_tc_port_pll_type(struct intel_encoder *encoder, 4267 const struct intel_crtc_state *crtc_state) 4268 { 4269 struct intel_display *display = to_intel_display(encoder); 4270 const struct intel_shared_dpll *pll = crtc_state->shared_dpll; 4271 4272 if (drm_WARN_ON(display->drm, !pll)) 4273 return ICL_PORT_DPLL_DEFAULT; 4274 4275 if (icl_ddi_tc_pll_is_tbt(pll)) 4276 return ICL_PORT_DPLL_DEFAULT; 4277 else 4278 return ICL_PORT_DPLL_MG_PHY; 4279 } 4280 4281 enum icl_port_dpll_id 4282 intel_ddi_port_pll_type(struct intel_encoder *encoder, 4283 const struct intel_crtc_state *crtc_state) 4284 { 4285 if (!encoder->port_pll_type) 4286 return ICL_PORT_DPLL_DEFAULT; 4287 4288 return encoder->port_pll_type(encoder, crtc_state); 4289 } 4290 4291 static void icl_ddi_tc_get_clock(struct intel_encoder *encoder, 4292 struct intel_crtc_state *crtc_state, 4293 struct intel_shared_dpll *pll) 4294 { 4295 struct intel_display *display = to_intel_display(encoder); 4296 enum icl_port_dpll_id port_dpll_id; 4297 struct icl_port_dpll *port_dpll; 4298 bool pll_active; 4299 4300 if (drm_WARN_ON(display->drm, !pll)) 4301 return; 4302 4303 if (icl_ddi_tc_pll_is_tbt(pll)) 4304 port_dpll_id = ICL_PORT_DPLL_DEFAULT; 4305 else 4306 port_dpll_id = ICL_PORT_DPLL_MG_PHY; 4307 4308 port_dpll = &crtc_state->icl_port_dplls[port_dpll_id]; 4309 4310 port_dpll->pll = pll; 4311 pll_active = intel_dpll_get_hw_state(display, pll, &port_dpll->hw_state); 4312 drm_WARN_ON(display->drm, !pll_active); 4313 4314 icl_set_active_port_dpll(crtc_state, port_dpll_id); 4315 4316 if (icl_ddi_tc_pll_is_tbt(crtc_state->shared_dpll)) 4317 crtc_state->port_clock = icl_calc_tbt_pll_link(display, encoder->port); 4318 else 4319 crtc_state->port_clock = intel_dpll_get_freq(display, crtc_state->shared_dpll, 4320 &crtc_state->dpll_hw_state); 4321 } 4322 4323 static void icl_ddi_tc_get_config(struct intel_encoder *encoder, 4324 struct intel_crtc_state *crtc_state) 4325 { 4326 icl_ddi_tc_get_clock(encoder, crtc_state, icl_ddi_tc_get_pll(encoder)); 4327 intel_ddi_get_config(encoder, crtc_state); 4328 } 4329 4330 static void bxt_ddi_get_config(struct intel_encoder *encoder, 4331 struct intel_crtc_state *crtc_state) 4332 { 4333 intel_ddi_get_clock(encoder, crtc_state, bxt_ddi_get_pll(encoder)); 4334 intel_ddi_get_config(encoder, crtc_state); 4335 } 4336 4337 static void skl_ddi_get_config(struct intel_encoder *encoder, 4338 struct intel_crtc_state *crtc_state) 4339 { 4340 intel_ddi_get_clock(encoder, crtc_state, skl_ddi_get_pll(encoder)); 4341 intel_ddi_get_config(encoder, crtc_state); 4342 } 4343 4344 void hsw_ddi_get_config(struct intel_encoder *encoder, 4345 struct intel_crtc_state *crtc_state) 4346 { 4347 intel_ddi_get_clock(encoder, crtc_state, hsw_ddi_get_pll(encoder)); 4348 intel_ddi_get_config(encoder, crtc_state); 4349 } 4350 4351 static void intel_ddi_sync_state(struct intel_encoder *encoder, 4352 const struct intel_crtc_state *crtc_state) 4353 { 4354 if (intel_encoder_is_tc(encoder)) 4355 intel_tc_port_sanitize_mode(enc_to_dig_port(encoder), 4356 crtc_state); 4357 4358 if ((crtc_state && intel_crtc_has_dp_encoder(crtc_state)) || 4359 (!crtc_state && intel_encoder_is_dp(encoder))) 4360 intel_dp_sync_state(encoder, crtc_state); 4361 } 4362 4363 static bool intel_ddi_initial_fastset_check(struct intel_encoder *encoder, 4364 struct intel_crtc_state *crtc_state) 4365 { 4366 struct intel_display *display = to_intel_display(encoder); 4367 bool fastset = true; 4368 4369 if (intel_encoder_is_tc(encoder)) { 4370 drm_dbg_kms(display->drm, "[ENCODER:%d:%s] Forcing full modeset to compute TC port DPLLs\n", 4371 encoder->base.base.id, encoder->base.name); 4372 crtc_state->uapi.mode_changed = true; 4373 fastset = false; 4374 } 4375 4376 if (intel_crtc_has_dp_encoder(crtc_state) && 4377 !intel_dp_initial_fastset_check(encoder, crtc_state)) 4378 fastset = false; 4379 4380 return fastset; 4381 } 4382 4383 static enum intel_output_type 4384 intel_ddi_compute_output_type(struct intel_encoder *encoder, 4385 struct intel_crtc_state *crtc_state, 4386 struct drm_connector_state *conn_state) 4387 { 4388 switch (conn_state->connector->connector_type) { 4389 case DRM_MODE_CONNECTOR_HDMIA: 4390 return INTEL_OUTPUT_HDMI; 4391 case DRM_MODE_CONNECTOR_eDP: 4392 return INTEL_OUTPUT_EDP; 4393 case DRM_MODE_CONNECTOR_DisplayPort: 4394 return INTEL_OUTPUT_DP; 4395 default: 4396 MISSING_CASE(conn_state->connector->connector_type); 4397 return INTEL_OUTPUT_UNUSED; 4398 } 4399 } 4400 4401 static int intel_ddi_compute_config(struct intel_encoder *encoder, 4402 struct intel_crtc_state *pipe_config, 4403 struct drm_connector_state *conn_state) 4404 { 4405 struct intel_display *display = to_intel_display(encoder); 4406 struct intel_crtc *crtc = to_intel_crtc(pipe_config->uapi.crtc); 4407 enum port port = encoder->port; 4408 int ret; 4409 4410 if (HAS_TRANSCODER(display, TRANSCODER_EDP) && port == PORT_A) 4411 pipe_config->cpu_transcoder = TRANSCODER_EDP; 4412 4413 if (intel_crtc_has_type(pipe_config, INTEL_OUTPUT_HDMI)) { 4414 pipe_config->has_hdmi_sink = 4415 intel_hdmi_compute_has_hdmi_sink(encoder, pipe_config, conn_state); 4416 4417 ret = intel_hdmi_compute_config(encoder, pipe_config, conn_state); 4418 } else { 4419 ret = intel_dp_compute_config(encoder, pipe_config, conn_state); 4420 } 4421 4422 if (ret) 4423 return ret; 4424 4425 if (display->platform.haswell && crtc->pipe == PIPE_A && 4426 pipe_config->cpu_transcoder == TRANSCODER_EDP) 4427 pipe_config->pch_pfit.force_thru = 4428 pipe_config->pch_pfit.enabled || 4429 pipe_config->crc_enabled; 4430 4431 if (display->platform.geminilake || display->platform.broxton) 4432 pipe_config->lane_lat_optim_mask = 4433 bxt_dpio_phy_calc_lane_lat_optim_mask(pipe_config->lane_count); 4434 4435 intel_ddi_compute_min_voltage_level(pipe_config); 4436 4437 return 0; 4438 } 4439 4440 static bool mode_equal(const struct drm_display_mode *mode1, 4441 const struct drm_display_mode *mode2) 4442 { 4443 return drm_mode_match(mode1, mode2, 4444 DRM_MODE_MATCH_TIMINGS | 4445 DRM_MODE_MATCH_FLAGS | 4446 DRM_MODE_MATCH_3D_FLAGS) && 4447 mode1->clock == mode2->clock; /* we want an exact match */ 4448 } 4449 4450 static bool m_n_equal(const struct intel_link_m_n *m_n_1, 4451 const struct intel_link_m_n *m_n_2) 4452 { 4453 return m_n_1->tu == m_n_2->tu && 4454 m_n_1->data_m == m_n_2->data_m && 4455 m_n_1->data_n == m_n_2->data_n && 4456 m_n_1->link_m == m_n_2->link_m && 4457 m_n_1->link_n == m_n_2->link_n; 4458 } 4459 4460 static bool crtcs_port_sync_compatible(const struct intel_crtc_state *crtc_state1, 4461 const struct intel_crtc_state *crtc_state2) 4462 { 4463 /* 4464 * FIXME the modeset sequence is currently wrong and 4465 * can't deal with joiner + port sync at the same time. 4466 */ 4467 return crtc_state1->hw.active && crtc_state2->hw.active && 4468 !crtc_state1->joiner_pipes && !crtc_state2->joiner_pipes && 4469 crtc_state1->output_types == crtc_state2->output_types && 4470 crtc_state1->output_format == crtc_state2->output_format && 4471 crtc_state1->lane_count == crtc_state2->lane_count && 4472 crtc_state1->port_clock == crtc_state2->port_clock && 4473 mode_equal(&crtc_state1->hw.adjusted_mode, 4474 &crtc_state2->hw.adjusted_mode) && 4475 m_n_equal(&crtc_state1->dp_m_n, &crtc_state2->dp_m_n); 4476 } 4477 4478 static u8 4479 intel_ddi_port_sync_transcoders(const struct intel_crtc_state *ref_crtc_state, 4480 int tile_group_id) 4481 { 4482 struct intel_display *display = to_intel_display(ref_crtc_state); 4483 struct drm_connector *connector; 4484 const struct drm_connector_state *conn_state; 4485 struct intel_atomic_state *state = 4486 to_intel_atomic_state(ref_crtc_state->uapi.state); 4487 u8 transcoders = 0; 4488 int i; 4489 4490 /* 4491 * We don't enable port sync on BDW due to missing w/as and 4492 * due to not having adjusted the modeset sequence appropriately. 4493 */ 4494 if (DISPLAY_VER(display) < 9) 4495 return 0; 4496 4497 if (!intel_crtc_has_type(ref_crtc_state, INTEL_OUTPUT_DP)) 4498 return 0; 4499 4500 for_each_new_connector_in_state(&state->base, connector, conn_state, i) { 4501 struct intel_crtc *crtc = to_intel_crtc(conn_state->crtc); 4502 const struct intel_crtc_state *crtc_state; 4503 4504 if (!crtc) 4505 continue; 4506 4507 if (!connector->has_tile || 4508 connector->tile_group->id != 4509 tile_group_id) 4510 continue; 4511 crtc_state = intel_atomic_get_new_crtc_state(state, 4512 crtc); 4513 if (!crtcs_port_sync_compatible(ref_crtc_state, 4514 crtc_state)) 4515 continue; 4516 transcoders |= BIT(crtc_state->cpu_transcoder); 4517 } 4518 4519 return transcoders; 4520 } 4521 4522 static int intel_ddi_compute_config_late(struct intel_encoder *encoder, 4523 struct intel_crtc_state *crtc_state, 4524 struct drm_connector_state *conn_state) 4525 { 4526 struct intel_display *display = to_intel_display(encoder); 4527 struct drm_connector *connector = conn_state->connector; 4528 u8 port_sync_transcoders = 0; 4529 4530 drm_dbg_kms(display->drm, "[ENCODER:%d:%s] [CRTC:%d:%s]\n", 4531 encoder->base.base.id, encoder->base.name, 4532 crtc_state->uapi.crtc->base.id, crtc_state->uapi.crtc->name); 4533 4534 if (connector->has_tile) 4535 port_sync_transcoders = intel_ddi_port_sync_transcoders(crtc_state, 4536 connector->tile_group->id); 4537 4538 /* 4539 * EDP Transcoders cannot be ensalved 4540 * make them a master always when present 4541 */ 4542 if (port_sync_transcoders & BIT(TRANSCODER_EDP)) 4543 crtc_state->master_transcoder = TRANSCODER_EDP; 4544 else 4545 crtc_state->master_transcoder = ffs(port_sync_transcoders) - 1; 4546 4547 if (crtc_state->master_transcoder == crtc_state->cpu_transcoder) { 4548 crtc_state->master_transcoder = INVALID_TRANSCODER; 4549 crtc_state->sync_mode_slaves_mask = 4550 port_sync_transcoders & ~BIT(crtc_state->cpu_transcoder); 4551 } 4552 4553 return 0; 4554 } 4555 4556 static void intel_ddi_encoder_destroy(struct drm_encoder *encoder) 4557 { 4558 struct intel_display *display = to_intel_display(encoder->dev); 4559 struct intel_digital_port *dig_port = enc_to_dig_port(to_intel_encoder(encoder)); 4560 4561 intel_dp_encoder_flush_work(encoder); 4562 if (intel_encoder_is_tc(&dig_port->base)) 4563 intel_tc_port_cleanup(dig_port); 4564 intel_display_power_flush_work(display); 4565 4566 drm_encoder_cleanup(encoder); 4567 kfree(dig_port->hdcp.port_data.streams); 4568 kfree(dig_port); 4569 } 4570 4571 static void intel_ddi_encoder_reset(struct drm_encoder *encoder) 4572 { 4573 struct intel_dp *intel_dp = enc_to_intel_dp(to_intel_encoder(encoder)); 4574 struct intel_digital_port *dig_port = enc_to_dig_port(to_intel_encoder(encoder)); 4575 4576 intel_dp->reset_link_params = true; 4577 intel_dp_invalidate_source_oui(intel_dp); 4578 4579 intel_pps_encoder_reset(intel_dp); 4580 4581 if (intel_encoder_is_tc(&dig_port->base)) 4582 intel_tc_port_init_mode(dig_port); 4583 } 4584 4585 static int intel_ddi_encoder_late_register(struct drm_encoder *_encoder) 4586 { 4587 struct intel_encoder *encoder = to_intel_encoder(_encoder); 4588 4589 intel_tc_port_link_reset(enc_to_dig_port(encoder)); 4590 4591 return 0; 4592 } 4593 4594 static const struct drm_encoder_funcs intel_ddi_funcs = { 4595 .reset = intel_ddi_encoder_reset, 4596 .destroy = intel_ddi_encoder_destroy, 4597 .late_register = intel_ddi_encoder_late_register, 4598 }; 4599 4600 static int intel_ddi_init_dp_connector(struct intel_digital_port *dig_port) 4601 { 4602 struct intel_display *display = to_intel_display(dig_port); 4603 struct intel_connector *connector; 4604 enum port port = dig_port->base.port; 4605 4606 connector = intel_connector_alloc(); 4607 if (!connector) 4608 return -ENOMEM; 4609 4610 dig_port->dp.output_reg = DDI_BUF_CTL(port); 4611 if (DISPLAY_VER(display) >= 14) 4612 dig_port->dp.prepare_link_retrain = mtl_ddi_prepare_link_retrain; 4613 else 4614 dig_port->dp.prepare_link_retrain = intel_ddi_prepare_link_retrain; 4615 dig_port->dp.set_link_train = intel_ddi_set_link_train; 4616 dig_port->dp.set_idle_link_train = intel_ddi_set_idle_link_train; 4617 4618 dig_port->dp.voltage_max = intel_ddi_dp_voltage_max; 4619 dig_port->dp.preemph_max = intel_ddi_dp_preemph_max; 4620 4621 if (!intel_dp_init_connector(dig_port, connector)) { 4622 kfree(connector); 4623 return -EINVAL; 4624 } 4625 4626 if (dig_port->base.type == INTEL_OUTPUT_EDP) { 4627 struct drm_privacy_screen *privacy_screen; 4628 4629 privacy_screen = drm_privacy_screen_get(display->drm->dev, NULL); 4630 if (!IS_ERR(privacy_screen)) { 4631 drm_connector_attach_privacy_screen_provider(&connector->base, 4632 privacy_screen); 4633 } else if (PTR_ERR(privacy_screen) != -ENODEV) { 4634 drm_warn(display->drm, "Error getting privacy-screen\n"); 4635 } 4636 } 4637 4638 return 0; 4639 } 4640 4641 static int intel_hdmi_reset_link(struct intel_encoder *encoder, 4642 struct drm_modeset_acquire_ctx *ctx) 4643 { 4644 struct intel_display *display = to_intel_display(encoder); 4645 struct intel_hdmi *hdmi = enc_to_intel_hdmi(encoder); 4646 struct intel_connector *connector = hdmi->attached_connector; 4647 struct i2c_adapter *ddc = connector->base.ddc; 4648 struct drm_connector_state *conn_state; 4649 struct intel_crtc_state *crtc_state; 4650 struct intel_crtc *crtc; 4651 u8 config; 4652 int ret; 4653 4654 if (connector->base.status != connector_status_connected) 4655 return 0; 4656 4657 ret = drm_modeset_lock(&display->drm->mode_config.connection_mutex, 4658 ctx); 4659 if (ret) 4660 return ret; 4661 4662 conn_state = connector->base.state; 4663 4664 crtc = to_intel_crtc(conn_state->crtc); 4665 if (!crtc) 4666 return 0; 4667 4668 ret = drm_modeset_lock(&crtc->base.mutex, ctx); 4669 if (ret) 4670 return ret; 4671 4672 crtc_state = to_intel_crtc_state(crtc->base.state); 4673 4674 drm_WARN_ON(display->drm, 4675 !intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI)); 4676 4677 if (!crtc_state->hw.active) 4678 return 0; 4679 4680 if (!crtc_state->hdmi_high_tmds_clock_ratio && 4681 !crtc_state->hdmi_scrambling) 4682 return 0; 4683 4684 if (conn_state->commit && 4685 !try_wait_for_completion(&conn_state->commit->hw_done)) 4686 return 0; 4687 4688 ret = drm_scdc_readb(ddc, SCDC_TMDS_CONFIG, &config); 4689 if (ret < 0) { 4690 drm_err(display->drm, "[CONNECTOR:%d:%s] Failed to read TMDS config: %d\n", 4691 connector->base.base.id, connector->base.name, ret); 4692 return 0; 4693 } 4694 4695 if (!!(config & SCDC_TMDS_BIT_CLOCK_RATIO_BY_40) == 4696 crtc_state->hdmi_high_tmds_clock_ratio && 4697 !!(config & SCDC_SCRAMBLING_ENABLE) == 4698 crtc_state->hdmi_scrambling) 4699 return 0; 4700 4701 /* 4702 * HDMI 2.0 says that one should not send scrambled data 4703 * prior to configuring the sink scrambling, and that 4704 * TMDS clock/data transmission should be suspended when 4705 * changing the TMDS clock rate in the sink. So let's 4706 * just do a full modeset here, even though some sinks 4707 * would be perfectly happy if were to just reconfigure 4708 * the SCDC settings on the fly. 4709 */ 4710 return intel_modeset_commit_pipes(display, BIT(crtc->pipe), ctx); 4711 } 4712 4713 static void intel_ddi_link_check(struct intel_encoder *encoder) 4714 { 4715 struct intel_display *display = to_intel_display(encoder); 4716 struct intel_digital_port *dig_port = enc_to_dig_port(encoder); 4717 4718 /* TODO: Move checking the HDMI link state here as well. */ 4719 drm_WARN_ON(display->drm, !dig_port->dp.attached_connector); 4720 4721 intel_dp_link_check(encoder); 4722 } 4723 4724 static enum intel_hotplug_state 4725 intel_ddi_hotplug(struct intel_encoder *encoder, 4726 struct intel_connector *connector) 4727 { 4728 struct intel_digital_port *dig_port = enc_to_dig_port(encoder); 4729 struct intel_dp *intel_dp = &dig_port->dp; 4730 bool is_tc = intel_encoder_is_tc(encoder); 4731 struct drm_modeset_acquire_ctx ctx; 4732 enum intel_hotplug_state state; 4733 int ret; 4734 4735 if (intel_dp_test_phy(intel_dp)) 4736 return INTEL_HOTPLUG_UNCHANGED; 4737 4738 state = intel_encoder_hotplug(encoder, connector); 4739 4740 if (!intel_tc_port_link_reset(dig_port)) { 4741 if (connector->base.connector_type == DRM_MODE_CONNECTOR_HDMIA) { 4742 intel_modeset_lock_ctx_retry(&ctx, NULL, 0, ret) 4743 ret = intel_hdmi_reset_link(encoder, &ctx); 4744 drm_WARN_ON(encoder->base.dev, ret); 4745 } else { 4746 intel_dp_check_link_state(intel_dp); 4747 } 4748 } 4749 4750 /* 4751 * Unpowered type-c dongles can take some time to boot and be 4752 * responsible, so here giving some time to those dongles to power up 4753 * and then retrying the probe. 4754 * 4755 * On many platforms the HDMI live state signal is known to be 4756 * unreliable, so we can't use it to detect if a sink is connected or 4757 * not. Instead we detect if it's connected based on whether we can 4758 * read the EDID or not. That in turn has a problem during disconnect, 4759 * since the HPD interrupt may be raised before the DDC lines get 4760 * disconnected (due to how the required length of DDC vs. HPD 4761 * connector pins are specified) and so we'll still be able to get a 4762 * valid EDID. To solve this schedule another detection cycle if this 4763 * time around we didn't detect any change in the sink's connection 4764 * status. 4765 * 4766 * Type-c connectors which get their HPD signal deasserted then 4767 * reasserted, without unplugging/replugging the sink from the 4768 * connector, introduce a delay until the AUX channel communication 4769 * becomes functional. Retry the detection for 5 seconds on type-c 4770 * connectors to account for this delay. 4771 */ 4772 if (state == INTEL_HOTPLUG_UNCHANGED && 4773 connector->hotplug_retries < (is_tc ? 5 : 1) && 4774 !dig_port->dp.is_mst) 4775 state = INTEL_HOTPLUG_RETRY; 4776 4777 return state; 4778 } 4779 4780 static bool lpt_digital_port_connected(struct intel_encoder *encoder) 4781 { 4782 struct intel_display *display = to_intel_display(encoder); 4783 u32 bit = display->hotplug.pch_hpd[encoder->hpd_pin]; 4784 4785 return intel_de_read(display, SDEISR) & bit; 4786 } 4787 4788 static bool hsw_digital_port_connected(struct intel_encoder *encoder) 4789 { 4790 struct intel_display *display = to_intel_display(encoder); 4791 u32 bit = display->hotplug.hpd[encoder->hpd_pin]; 4792 4793 return intel_de_read(display, DEISR) & bit; 4794 } 4795 4796 static bool bdw_digital_port_connected(struct intel_encoder *encoder) 4797 { 4798 struct intel_display *display = to_intel_display(encoder); 4799 u32 bit = display->hotplug.hpd[encoder->hpd_pin]; 4800 4801 return intel_de_read(display, GEN8_DE_PORT_ISR) & bit; 4802 } 4803 4804 static int intel_ddi_init_hdmi_connector(struct intel_digital_port *dig_port) 4805 { 4806 struct intel_connector *connector; 4807 enum port port = dig_port->base.port; 4808 4809 connector = intel_connector_alloc(); 4810 if (!connector) 4811 return -ENOMEM; 4812 4813 dig_port->hdmi.hdmi_reg = DDI_BUF_CTL(port); 4814 4815 if (!intel_hdmi_init_connector(dig_port, connector)) { 4816 /* 4817 * HDMI connector init failures may just mean conflicting DDC 4818 * pins or not having enough lanes. Handle them gracefully, but 4819 * don't fail the entire DDI init. 4820 */ 4821 dig_port->hdmi.hdmi_reg = INVALID_MMIO_REG; 4822 kfree(connector); 4823 } 4824 4825 return 0; 4826 } 4827 4828 static bool intel_ddi_a_force_4_lanes(struct intel_digital_port *dig_port) 4829 { 4830 struct intel_display *display = to_intel_display(dig_port); 4831 4832 if (dig_port->base.port != PORT_A) 4833 return false; 4834 4835 if (dig_port->ddi_a_4_lanes) 4836 return false; 4837 4838 /* Broxton/Geminilake: Bspec says that DDI_A_4_LANES is the only 4839 * supported configuration 4840 */ 4841 if (display->platform.geminilake || display->platform.broxton) 4842 return true; 4843 4844 return false; 4845 } 4846 4847 static int 4848 intel_ddi_max_lanes(struct intel_digital_port *dig_port) 4849 { 4850 struct intel_display *display = to_intel_display(dig_port); 4851 enum port port = dig_port->base.port; 4852 int max_lanes = 4; 4853 4854 if (DISPLAY_VER(display) >= 11) 4855 return max_lanes; 4856 4857 if (port == PORT_A || port == PORT_E) { 4858 if (intel_de_read(display, DDI_BUF_CTL(PORT_A)) & DDI_A_4_LANES) 4859 max_lanes = port == PORT_A ? 4 : 0; 4860 else 4861 /* Both A and E share 2 lanes */ 4862 max_lanes = 2; 4863 } 4864 4865 /* 4866 * Some BIOS might fail to set this bit on port A if eDP 4867 * wasn't lit up at boot. Force this bit set when needed 4868 * so we use the proper lane count for our calculations. 4869 */ 4870 if (intel_ddi_a_force_4_lanes(dig_port)) { 4871 drm_dbg_kms(display->drm, 4872 "Forcing DDI_A_4_LANES for port A\n"); 4873 dig_port->ddi_a_4_lanes = true; 4874 max_lanes = 4; 4875 } 4876 4877 return max_lanes; 4878 } 4879 4880 static enum hpd_pin xelpd_hpd_pin(struct intel_display *display, enum port port) 4881 { 4882 if (port >= PORT_D_XELPD) 4883 return HPD_PORT_D + port - PORT_D_XELPD; 4884 else if (port >= PORT_TC1) 4885 return HPD_PORT_TC1 + port - PORT_TC1; 4886 else 4887 return HPD_PORT_A + port - PORT_A; 4888 } 4889 4890 static enum hpd_pin dg1_hpd_pin(struct intel_display *display, enum port port) 4891 { 4892 if (port >= PORT_TC1) 4893 return HPD_PORT_C + port - PORT_TC1; 4894 else 4895 return HPD_PORT_A + port - PORT_A; 4896 } 4897 4898 static enum hpd_pin tgl_hpd_pin(struct intel_display *display, enum port port) 4899 { 4900 if (port >= PORT_TC1) 4901 return HPD_PORT_TC1 + port - PORT_TC1; 4902 else 4903 return HPD_PORT_A + port - PORT_A; 4904 } 4905 4906 static enum hpd_pin rkl_hpd_pin(struct intel_display *display, enum port port) 4907 { 4908 if (HAS_PCH_TGP(display)) 4909 return tgl_hpd_pin(display, port); 4910 4911 if (port >= PORT_TC1) 4912 return HPD_PORT_C + port - PORT_TC1; 4913 else 4914 return HPD_PORT_A + port - PORT_A; 4915 } 4916 4917 static enum hpd_pin icl_hpd_pin(struct intel_display *display, enum port port) 4918 { 4919 if (port >= PORT_C) 4920 return HPD_PORT_TC1 + port - PORT_C; 4921 else 4922 return HPD_PORT_A + port - PORT_A; 4923 } 4924 4925 static enum hpd_pin ehl_hpd_pin(struct intel_display *display, enum port port) 4926 { 4927 if (port == PORT_D) 4928 return HPD_PORT_A; 4929 4930 if (HAS_PCH_TGP(display)) 4931 return icl_hpd_pin(display, port); 4932 4933 return HPD_PORT_A + port - PORT_A; 4934 } 4935 4936 static enum hpd_pin skl_hpd_pin(struct intel_display *display, enum port port) 4937 { 4938 if (HAS_PCH_TGP(display)) 4939 return icl_hpd_pin(display, port); 4940 4941 return HPD_PORT_A + port - PORT_A; 4942 } 4943 4944 static bool intel_ddi_is_tc(struct intel_display *display, enum port port) 4945 { 4946 if (DISPLAY_VER(display) >= 12) 4947 return port >= PORT_TC1; 4948 else if (DISPLAY_VER(display) >= 11) 4949 return port >= PORT_C; 4950 else 4951 return false; 4952 } 4953 4954 static void intel_ddi_encoder_suspend(struct intel_encoder *encoder) 4955 { 4956 intel_dp_encoder_suspend(encoder); 4957 } 4958 4959 static void intel_ddi_tc_encoder_suspend_complete(struct intel_encoder *encoder) 4960 { 4961 struct intel_dp *intel_dp = enc_to_intel_dp(encoder); 4962 struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp); 4963 4964 /* 4965 * TODO: Move this to intel_dp_encoder_suspend(), 4966 * once modeset locking around that is removed. 4967 */ 4968 intel_encoder_link_check_flush_work(encoder); 4969 intel_tc_port_suspend(dig_port); 4970 } 4971 4972 static void intel_ddi_encoder_shutdown(struct intel_encoder *encoder) 4973 { 4974 if (intel_encoder_is_dp(encoder)) 4975 intel_dp_encoder_shutdown(encoder); 4976 if (intel_encoder_is_hdmi(encoder)) 4977 intel_hdmi_encoder_shutdown(encoder); 4978 } 4979 4980 static void intel_ddi_tc_encoder_shutdown_complete(struct intel_encoder *encoder) 4981 { 4982 struct intel_dp *intel_dp = enc_to_intel_dp(encoder); 4983 struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp); 4984 4985 intel_tc_port_cleanup(dig_port); 4986 } 4987 4988 #define port_tc_name(port) ((port) - PORT_TC1 + '1') 4989 #define tc_port_name(tc_port) ((tc_port) - TC_PORT_1 + '1') 4990 4991 static bool port_strap_detected(struct intel_display *display, enum port port) 4992 { 4993 /* straps not used on skl+ */ 4994 if (DISPLAY_VER(display) >= 9) 4995 return true; 4996 4997 switch (port) { 4998 case PORT_A: 4999 return intel_de_read(display, DDI_BUF_CTL(PORT_A)) & DDI_INIT_DISPLAY_DETECTED; 5000 case PORT_B: 5001 return intel_de_read(display, SFUSE_STRAP) & SFUSE_STRAP_DDIB_DETECTED; 5002 case PORT_C: 5003 return intel_de_read(display, SFUSE_STRAP) & SFUSE_STRAP_DDIC_DETECTED; 5004 case PORT_D: 5005 return intel_de_read(display, SFUSE_STRAP) & SFUSE_STRAP_DDID_DETECTED; 5006 case PORT_E: 5007 return true; /* no strap for DDI-E */ 5008 default: 5009 MISSING_CASE(port); 5010 return false; 5011 } 5012 } 5013 5014 static bool need_aux_ch(struct intel_encoder *encoder, bool init_dp) 5015 { 5016 return init_dp || intel_encoder_is_tc(encoder); 5017 } 5018 5019 static bool assert_has_icl_dsi(struct intel_display *display) 5020 { 5021 return !drm_WARN(display->drm, !display->platform.alderlake_p && 5022 !display->platform.tigerlake && DISPLAY_VER(display) != 11, 5023 "Platform does not support DSI\n"); 5024 } 5025 5026 static bool port_in_use(struct intel_display *display, enum port port) 5027 { 5028 struct intel_encoder *encoder; 5029 5030 for_each_intel_encoder(display->drm, encoder) { 5031 /* FIXME what about second port for dual link DSI? */ 5032 if (encoder->port == port) 5033 return true; 5034 } 5035 5036 return false; 5037 } 5038 5039 void intel_ddi_init(struct intel_display *display, 5040 const struct intel_bios_encoder_data *devdata) 5041 { 5042 struct intel_digital_port *dig_port; 5043 struct intel_encoder *encoder; 5044 bool init_hdmi, init_dp; 5045 enum port port; 5046 enum phy phy; 5047 u32 ddi_buf_ctl; 5048 5049 port = intel_bios_encoder_port(devdata); 5050 if (port == PORT_NONE) 5051 return; 5052 5053 if (!port_strap_detected(display, port)) { 5054 drm_dbg_kms(display->drm, 5055 "Port %c strap not detected\n", port_name(port)); 5056 return; 5057 } 5058 5059 if (!assert_port_valid(display, port)) 5060 return; 5061 5062 if (port_in_use(display, port)) { 5063 drm_dbg_kms(display->drm, 5064 "Port %c already claimed\n", port_name(port)); 5065 return; 5066 } 5067 5068 if (intel_bios_encoder_supports_dsi(devdata)) { 5069 /* BXT/GLK handled elsewhere, for now at least */ 5070 if (!assert_has_icl_dsi(display)) 5071 return; 5072 5073 icl_dsi_init(display, devdata); 5074 return; 5075 } 5076 5077 phy = intel_port_to_phy(display, port); 5078 5079 /* 5080 * On platforms with HTI (aka HDPORT), if it's enabled at boot it may 5081 * have taken over some of the PHYs and made them unavailable to the 5082 * driver. In that case we should skip initializing the corresponding 5083 * outputs. 5084 */ 5085 if (intel_hti_uses_phy(display, phy)) { 5086 drm_dbg_kms(display->drm, "PORT %c / PHY %c reserved by HTI\n", 5087 port_name(port), phy_name(phy)); 5088 return; 5089 } 5090 5091 init_hdmi = intel_bios_encoder_supports_dvi(devdata) || 5092 intel_bios_encoder_supports_hdmi(devdata); 5093 init_dp = intel_bios_encoder_supports_dp(devdata); 5094 5095 if (intel_bios_encoder_is_lspcon(devdata)) { 5096 /* 5097 * Lspcon device needs to be driven with DP connector 5098 * with special detection sequence. So make sure DP 5099 * is initialized before lspcon. 5100 */ 5101 init_dp = true; 5102 init_hdmi = false; 5103 drm_dbg_kms(display->drm, "VBT says port %c has lspcon\n", 5104 port_name(port)); 5105 } 5106 5107 if (!init_dp && !init_hdmi) { 5108 drm_dbg_kms(display->drm, 5109 "VBT says port %c is not DVI/HDMI/DP compatible, respect it\n", 5110 port_name(port)); 5111 return; 5112 } 5113 5114 if (intel_phy_is_snps(display, phy) && 5115 display->snps.phy_failed_calibration & BIT(phy)) { 5116 drm_dbg_kms(display->drm, 5117 "SNPS PHY %c failed to calibrate, proceeding anyway\n", 5118 phy_name(phy)); 5119 } 5120 5121 dig_port = kzalloc(sizeof(*dig_port), GFP_KERNEL); 5122 if (!dig_port) 5123 return; 5124 5125 dig_port->aux_ch = AUX_CH_NONE; 5126 5127 encoder = &dig_port->base; 5128 encoder->devdata = devdata; 5129 5130 if (DISPLAY_VER(display) >= 13 && port >= PORT_D_XELPD) { 5131 drm_encoder_init(display->drm, &encoder->base, &intel_ddi_funcs, 5132 DRM_MODE_ENCODER_TMDS, 5133 "DDI %c/PHY %c", 5134 port_name(port - PORT_D_XELPD + PORT_D), 5135 phy_name(phy)); 5136 } else if (DISPLAY_VER(display) >= 12) { 5137 enum tc_port tc_port = intel_port_to_tc(display, port); 5138 5139 drm_encoder_init(display->drm, &encoder->base, &intel_ddi_funcs, 5140 DRM_MODE_ENCODER_TMDS, 5141 "DDI %s%c/PHY %s%c", 5142 port >= PORT_TC1 ? "TC" : "", 5143 port >= PORT_TC1 ? port_tc_name(port) : port_name(port), 5144 tc_port != TC_PORT_NONE ? "TC" : "", 5145 tc_port != TC_PORT_NONE ? tc_port_name(tc_port) : phy_name(phy)); 5146 } else if (DISPLAY_VER(display) >= 11) { 5147 enum tc_port tc_port = intel_port_to_tc(display, port); 5148 5149 drm_encoder_init(display->drm, &encoder->base, &intel_ddi_funcs, 5150 DRM_MODE_ENCODER_TMDS, 5151 "DDI %c%s/PHY %s%c", 5152 port_name(port), 5153 port >= PORT_C ? " (TC)" : "", 5154 tc_port != TC_PORT_NONE ? "TC" : "", 5155 tc_port != TC_PORT_NONE ? tc_port_name(tc_port) : phy_name(phy)); 5156 } else { 5157 drm_encoder_init(display->drm, &encoder->base, &intel_ddi_funcs, 5158 DRM_MODE_ENCODER_TMDS, 5159 "DDI %c/PHY %c", port_name(port), phy_name(phy)); 5160 } 5161 5162 intel_encoder_link_check_init(encoder, intel_ddi_link_check); 5163 5164 mutex_init(&dig_port->hdcp.mutex); 5165 dig_port->hdcp.num_streams = 0; 5166 5167 encoder->hotplug = intel_ddi_hotplug; 5168 encoder->compute_output_type = intel_ddi_compute_output_type; 5169 encoder->compute_config = intel_ddi_compute_config; 5170 encoder->compute_config_late = intel_ddi_compute_config_late; 5171 encoder->enable = intel_ddi_enable; 5172 encoder->pre_pll_enable = intel_ddi_pre_pll_enable; 5173 encoder->pre_enable = intel_ddi_pre_enable; 5174 encoder->disable = intel_ddi_disable; 5175 encoder->post_pll_disable = intel_ddi_post_pll_disable; 5176 encoder->post_disable = intel_ddi_post_disable; 5177 encoder->update_pipe = intel_ddi_update_pipe; 5178 encoder->audio_enable = intel_audio_codec_enable; 5179 encoder->audio_disable = intel_audio_codec_disable; 5180 encoder->get_hw_state = intel_ddi_get_hw_state; 5181 encoder->sync_state = intel_ddi_sync_state; 5182 encoder->initial_fastset_check = intel_ddi_initial_fastset_check; 5183 encoder->suspend = intel_ddi_encoder_suspend; 5184 encoder->shutdown = intel_ddi_encoder_shutdown; 5185 encoder->get_power_domains = intel_ddi_get_power_domains; 5186 5187 encoder->type = INTEL_OUTPUT_DDI; 5188 encoder->power_domain = intel_display_power_ddi_lanes_domain(display, port); 5189 encoder->port = port; 5190 encoder->cloneable = 0; 5191 encoder->pipe_mask = ~0; 5192 5193 if (DISPLAY_VER(display) >= 14) { 5194 encoder->enable_clock = intel_mtl_pll_enable; 5195 encoder->disable_clock = intel_mtl_pll_disable; 5196 encoder->port_pll_type = intel_mtl_port_pll_type; 5197 encoder->get_config = mtl_ddi_get_config; 5198 } else if (display->platform.dg2) { 5199 encoder->enable_clock = intel_mpllb_enable; 5200 encoder->disable_clock = intel_mpllb_disable; 5201 encoder->get_config = dg2_ddi_get_config; 5202 } else if (display->platform.alderlake_s) { 5203 encoder->enable_clock = adls_ddi_enable_clock; 5204 encoder->disable_clock = adls_ddi_disable_clock; 5205 encoder->is_clock_enabled = adls_ddi_is_clock_enabled; 5206 encoder->get_config = adls_ddi_get_config; 5207 } else if (display->platform.rocketlake) { 5208 encoder->enable_clock = rkl_ddi_enable_clock; 5209 encoder->disable_clock = rkl_ddi_disable_clock; 5210 encoder->is_clock_enabled = rkl_ddi_is_clock_enabled; 5211 encoder->get_config = rkl_ddi_get_config; 5212 } else if (display->platform.dg1) { 5213 encoder->enable_clock = dg1_ddi_enable_clock; 5214 encoder->disable_clock = dg1_ddi_disable_clock; 5215 encoder->is_clock_enabled = dg1_ddi_is_clock_enabled; 5216 encoder->get_config = dg1_ddi_get_config; 5217 } else if (display->platform.jasperlake || display->platform.elkhartlake) { 5218 if (intel_ddi_is_tc(display, port)) { 5219 encoder->enable_clock = jsl_ddi_tc_enable_clock; 5220 encoder->disable_clock = jsl_ddi_tc_disable_clock; 5221 encoder->is_clock_enabled = jsl_ddi_tc_is_clock_enabled; 5222 encoder->port_pll_type = icl_ddi_tc_port_pll_type; 5223 encoder->get_config = icl_ddi_combo_get_config; 5224 } else { 5225 encoder->enable_clock = icl_ddi_combo_enable_clock; 5226 encoder->disable_clock = icl_ddi_combo_disable_clock; 5227 encoder->is_clock_enabled = icl_ddi_combo_is_clock_enabled; 5228 encoder->get_config = icl_ddi_combo_get_config; 5229 } 5230 } else if (DISPLAY_VER(display) >= 11) { 5231 if (intel_ddi_is_tc(display, port)) { 5232 encoder->enable_clock = icl_ddi_tc_enable_clock; 5233 encoder->disable_clock = icl_ddi_tc_disable_clock; 5234 encoder->is_clock_enabled = icl_ddi_tc_is_clock_enabled; 5235 encoder->port_pll_type = icl_ddi_tc_port_pll_type; 5236 encoder->get_config = icl_ddi_tc_get_config; 5237 } else { 5238 encoder->enable_clock = icl_ddi_combo_enable_clock; 5239 encoder->disable_clock = icl_ddi_combo_disable_clock; 5240 encoder->is_clock_enabled = icl_ddi_combo_is_clock_enabled; 5241 encoder->get_config = icl_ddi_combo_get_config; 5242 } 5243 } else if (display->platform.geminilake || display->platform.broxton) { 5244 /* BXT/GLK have fixed PLL->port mapping */ 5245 encoder->get_config = bxt_ddi_get_config; 5246 } else if (DISPLAY_VER(display) == 9) { 5247 encoder->enable_clock = skl_ddi_enable_clock; 5248 encoder->disable_clock = skl_ddi_disable_clock; 5249 encoder->is_clock_enabled = skl_ddi_is_clock_enabled; 5250 encoder->get_config = skl_ddi_get_config; 5251 } else if (display->platform.broadwell || display->platform.haswell) { 5252 encoder->enable_clock = hsw_ddi_enable_clock; 5253 encoder->disable_clock = hsw_ddi_disable_clock; 5254 encoder->is_clock_enabled = hsw_ddi_is_clock_enabled; 5255 encoder->get_config = hsw_ddi_get_config; 5256 } 5257 5258 if (DISPLAY_VER(display) >= 14) { 5259 encoder->set_signal_levels = intel_cx0_phy_set_signal_levels; 5260 } else if (display->platform.dg2) { 5261 encoder->set_signal_levels = intel_snps_phy_set_signal_levels; 5262 } else if (DISPLAY_VER(display) >= 12) { 5263 if (intel_encoder_is_combo(encoder)) 5264 encoder->set_signal_levels = icl_combo_phy_set_signal_levels; 5265 else 5266 encoder->set_signal_levels = tgl_dkl_phy_set_signal_levels; 5267 } else if (DISPLAY_VER(display) >= 11) { 5268 if (intel_encoder_is_combo(encoder)) 5269 encoder->set_signal_levels = icl_combo_phy_set_signal_levels; 5270 else 5271 encoder->set_signal_levels = icl_mg_phy_set_signal_levels; 5272 } else if (display->platform.geminilake || display->platform.broxton) { 5273 encoder->set_signal_levels = bxt_dpio_phy_set_signal_levels; 5274 } else { 5275 encoder->set_signal_levels = hsw_set_signal_levels; 5276 } 5277 5278 intel_ddi_buf_trans_init(encoder); 5279 5280 if (DISPLAY_VER(display) >= 13) 5281 encoder->hpd_pin = xelpd_hpd_pin(display, port); 5282 else if (display->platform.dg1) 5283 encoder->hpd_pin = dg1_hpd_pin(display, port); 5284 else if (display->platform.rocketlake) 5285 encoder->hpd_pin = rkl_hpd_pin(display, port); 5286 else if (DISPLAY_VER(display) >= 12) 5287 encoder->hpd_pin = tgl_hpd_pin(display, port); 5288 else if (display->platform.jasperlake || display->platform.elkhartlake) 5289 encoder->hpd_pin = ehl_hpd_pin(display, port); 5290 else if (DISPLAY_VER(display) == 11) 5291 encoder->hpd_pin = icl_hpd_pin(display, port); 5292 else if (DISPLAY_VER(display) == 9 && !display->platform.broxton) 5293 encoder->hpd_pin = skl_hpd_pin(display, port); 5294 else 5295 encoder->hpd_pin = intel_hpd_pin_default(port); 5296 5297 ddi_buf_ctl = intel_de_read(display, DDI_BUF_CTL(port)); 5298 5299 dig_port->lane_reversal = intel_bios_encoder_lane_reversal(devdata) || 5300 ddi_buf_ctl & DDI_BUF_PORT_REVERSAL; 5301 5302 dig_port->ddi_a_4_lanes = DISPLAY_VER(display) < 11 && ddi_buf_ctl & DDI_A_4_LANES; 5303 5304 dig_port->dp.output_reg = INVALID_MMIO_REG; 5305 dig_port->max_lanes = intel_ddi_max_lanes(dig_port); 5306 5307 if (need_aux_ch(encoder, init_dp)) { 5308 dig_port->aux_ch = intel_dp_aux_ch(encoder); 5309 if (dig_port->aux_ch == AUX_CH_NONE) 5310 goto err; 5311 } 5312 5313 if (intel_encoder_is_tc(encoder)) { 5314 bool is_legacy = 5315 !intel_bios_encoder_supports_typec_usb(devdata) && 5316 !intel_bios_encoder_supports_tbt(devdata); 5317 5318 if (!is_legacy && init_hdmi) { 5319 is_legacy = !init_dp; 5320 5321 drm_dbg_kms(display->drm, 5322 "VBT says port %c is non-legacy TC and has HDMI (with DP: %s), assume it's %s\n", 5323 port_name(port), 5324 str_yes_no(init_dp), 5325 is_legacy ? "legacy" : "non-legacy"); 5326 } 5327 5328 encoder->suspend_complete = intel_ddi_tc_encoder_suspend_complete; 5329 encoder->shutdown_complete = intel_ddi_tc_encoder_shutdown_complete; 5330 5331 dig_port->lock = intel_tc_port_lock; 5332 dig_port->unlock = intel_tc_port_unlock; 5333 5334 if (intel_tc_port_init(dig_port, is_legacy) < 0) 5335 goto err; 5336 } 5337 5338 drm_WARN_ON(display->drm, port > PORT_I); 5339 dig_port->ddi_io_power_domain = intel_display_power_ddi_io_domain(display, port); 5340 5341 if (DISPLAY_VER(display) >= 11) { 5342 if (intel_encoder_is_tc(encoder)) 5343 dig_port->connected = intel_tc_port_connected; 5344 else 5345 dig_port->connected = lpt_digital_port_connected; 5346 } else if (display->platform.geminilake || display->platform.broxton) { 5347 dig_port->connected = bdw_digital_port_connected; 5348 } else if (DISPLAY_VER(display) == 9) { 5349 dig_port->connected = lpt_digital_port_connected; 5350 } else if (display->platform.broadwell) { 5351 if (port == PORT_A) 5352 dig_port->connected = bdw_digital_port_connected; 5353 else 5354 dig_port->connected = lpt_digital_port_connected; 5355 } else if (display->platform.haswell) { 5356 if (port == PORT_A) 5357 dig_port->connected = hsw_digital_port_connected; 5358 else 5359 dig_port->connected = lpt_digital_port_connected; 5360 } 5361 5362 intel_infoframe_init(dig_port); 5363 5364 if (init_dp) { 5365 if (intel_ddi_init_dp_connector(dig_port)) 5366 goto err; 5367 5368 dig_port->hpd_pulse = intel_dp_hpd_pulse; 5369 5370 if (dig_port->dp.mso_link_count) 5371 encoder->pipe_mask = intel_ddi_splitter_pipe_mask(display); 5372 } 5373 5374 /* 5375 * In theory we don't need the encoder->type check, 5376 * but leave it just in case we have some really bad VBTs... 5377 */ 5378 if (encoder->type != INTEL_OUTPUT_EDP && init_hdmi) { 5379 if (intel_ddi_init_hdmi_connector(dig_port)) 5380 goto err; 5381 } 5382 5383 return; 5384 5385 err: 5386 drm_encoder_cleanup(&encoder->base); 5387 kfree(dig_port); 5388 } 5389