1 // SPDX-License-Identifier: GPL-2.0 2 /* 3 * Copyright 2021 NXP. 4 */ 5 6 #include <linux/clk-provider.h> 7 #include <linux/err.h> 8 #include <linux/io.h> 9 #include <linux/module.h> 10 #include <linux/of_address.h> 11 #include <linux/platform_device.h> 12 #include <linux/slab.h> 13 #include <linux/types.h> 14 #include <dt-bindings/clock/imx93-clock.h> 15 16 #include "clk.h" 17 18 #define IMX93_CLK_END 207 19 20 #define PLAT_IMX93 BIT(0) 21 #define PLAT_IMX91 BIT(1) 22 23 enum clk_sel { 24 LOW_SPEED_IO_SEL, 25 NON_IO_SEL, 26 FAST_SEL, 27 AUDIO_SEL, 28 VIDEO_SEL, 29 TPM_SEL, 30 CKO1_SEL, 31 CKO2_SEL, 32 MISC_SEL, 33 MAX_SEL 34 }; 35 36 static u32 share_count_sai1; 37 static u32 share_count_sai2; 38 static u32 share_count_sai3; 39 static u32 share_count_mub; 40 static u32 share_count_pdm; 41 42 static const char * const a55_core_sels[] = {"a55_alt", "arm_pll"}; 43 static const char *parent_names[MAX_SEL][4] = { 44 {"osc_24m", "sys_pll_pfd0_div2", "sys_pll_pfd1_div2", "video_pll"}, 45 {"osc_24m", "sys_pll_pfd0_div2", "sys_pll_pfd1_div2", "sys_pll_pfd2_div2"}, 46 {"osc_24m", "sys_pll_pfd0", "sys_pll_pfd1", "sys_pll_pfd2"}, 47 {"osc_24m", "audio_pll", "video_pll", "clk_ext1"}, 48 {"osc_24m", "audio_pll", "video_pll", "sys_pll_pfd0"}, 49 {"osc_24m", "sys_pll_pfd0", "audio_pll", "clk_ext1"}, 50 {"osc_24m", "sys_pll_pfd0", "sys_pll_pfd1", "audio_pll"}, 51 {"osc_24m", "sys_pll_pfd0", "sys_pll_pfd1", "video_pll"}, 52 {"osc_24m", "audio_pll", "video_pll", "sys_pll_pfd2"}, 53 }; 54 55 static const struct imx93_clk_root { 56 u32 clk; 57 char *name; 58 u32 off; 59 enum clk_sel sel; 60 unsigned long flags; 61 unsigned long plat; 62 } root_array[] = { 63 /* a55/m33/bus critical clk for system run */ 64 { IMX93_CLK_A55_PERIPH, "a55_periph_root", 0x0000, FAST_SEL, CLK_IS_CRITICAL }, 65 { IMX93_CLK_A55_MTR_BUS, "a55_mtr_bus_root", 0x0080, LOW_SPEED_IO_SEL, CLK_IS_CRITICAL }, 66 { IMX93_CLK_A55, "a55_alt_root", 0x0100, FAST_SEL, CLK_IS_CRITICAL }, 67 { IMX93_CLK_M33, "m33_root", 0x0180, LOW_SPEED_IO_SEL, CLK_IS_CRITICAL }, 68 { IMX93_CLK_BUS_WAKEUP, "bus_wakeup_root", 0x0280, LOW_SPEED_IO_SEL, CLK_IS_CRITICAL }, 69 { IMX93_CLK_BUS_AON, "bus_aon_root", 0x0300, LOW_SPEED_IO_SEL, CLK_IS_CRITICAL }, 70 { IMX93_CLK_WAKEUP_AXI, "wakeup_axi_root", 0x0380, FAST_SEL, CLK_IS_CRITICAL }, 71 { IMX93_CLK_SWO_TRACE, "swo_trace_root", 0x0400, LOW_SPEED_IO_SEL, }, 72 { IMX93_CLK_M33_SYSTICK, "m33_systick_root", 0x0480, LOW_SPEED_IO_SEL, 0, PLAT_IMX93, }, 73 { IMX93_CLK_FLEXIO1, "flexio1_root", 0x0500, LOW_SPEED_IO_SEL, }, 74 { IMX93_CLK_FLEXIO2, "flexio2_root", 0x0580, LOW_SPEED_IO_SEL, }, 75 { IMX93_CLK_LPTMR1, "lptmr1_root", 0x0700, LOW_SPEED_IO_SEL, }, 76 { IMX93_CLK_LPTMR2, "lptmr2_root", 0x0780, LOW_SPEED_IO_SEL, }, 77 { IMX93_CLK_TPM2, "tpm2_root", 0x0880, TPM_SEL, }, 78 { IMX93_CLK_TPM4, "tpm4_root", 0x0980, TPM_SEL, }, 79 { IMX93_CLK_TPM5, "tpm5_root", 0x0a00, TPM_SEL, }, 80 { IMX93_CLK_TPM6, "tpm6_root", 0x0a80, TPM_SEL, }, 81 { IMX93_CLK_FLEXSPI1, "flexspi1_root", 0x0b00, FAST_SEL, }, 82 { IMX93_CLK_CAN1, "can1_root", 0x0b80, LOW_SPEED_IO_SEL, }, 83 { IMX93_CLK_CAN2, "can2_root", 0x0c00, LOW_SPEED_IO_SEL, }, 84 { IMX93_CLK_LPUART1, "lpuart1_root", 0x0c80, LOW_SPEED_IO_SEL, }, 85 { IMX93_CLK_LPUART2, "lpuart2_root", 0x0d00, LOW_SPEED_IO_SEL, }, 86 { IMX93_CLK_LPUART3, "lpuart3_root", 0x0d80, LOW_SPEED_IO_SEL, }, 87 { IMX93_CLK_LPUART4, "lpuart4_root", 0x0e00, LOW_SPEED_IO_SEL, }, 88 { IMX93_CLK_LPUART5, "lpuart5_root", 0x0e80, LOW_SPEED_IO_SEL, }, 89 { IMX93_CLK_LPUART6, "lpuart6_root", 0x0f00, LOW_SPEED_IO_SEL, }, 90 { IMX93_CLK_LPUART7, "lpuart7_root", 0x0f80, LOW_SPEED_IO_SEL, }, 91 { IMX93_CLK_LPUART8, "lpuart8_root", 0x1000, LOW_SPEED_IO_SEL, }, 92 { IMX93_CLK_LPI2C1, "lpi2c1_root", 0x1080, LOW_SPEED_IO_SEL, }, 93 { IMX93_CLK_LPI2C2, "lpi2c2_root", 0x1100, LOW_SPEED_IO_SEL, }, 94 { IMX93_CLK_LPI2C3, "lpi2c3_root", 0x1180, LOW_SPEED_IO_SEL, }, 95 { IMX93_CLK_LPI2C4, "lpi2c4_root", 0x1200, LOW_SPEED_IO_SEL, }, 96 { IMX93_CLK_LPI2C5, "lpi2c5_root", 0x1280, LOW_SPEED_IO_SEL, }, 97 { IMX93_CLK_LPI2C6, "lpi2c6_root", 0x1300, LOW_SPEED_IO_SEL, }, 98 { IMX93_CLK_LPI2C7, "lpi2c7_root", 0x1380, LOW_SPEED_IO_SEL, }, 99 { IMX93_CLK_LPI2C8, "lpi2c8_root", 0x1400, LOW_SPEED_IO_SEL, }, 100 { IMX93_CLK_LPSPI1, "lpspi1_root", 0x1480, LOW_SPEED_IO_SEL, }, 101 { IMX93_CLK_LPSPI2, "lpspi2_root", 0x1500, LOW_SPEED_IO_SEL, }, 102 { IMX93_CLK_LPSPI3, "lpspi3_root", 0x1580, LOW_SPEED_IO_SEL, }, 103 { IMX93_CLK_LPSPI4, "lpspi4_root", 0x1600, LOW_SPEED_IO_SEL, }, 104 { IMX93_CLK_LPSPI5, "lpspi5_root", 0x1680, LOW_SPEED_IO_SEL, }, 105 { IMX93_CLK_LPSPI6, "lpspi6_root", 0x1700, LOW_SPEED_IO_SEL, }, 106 { IMX93_CLK_LPSPI7, "lpspi7_root", 0x1780, LOW_SPEED_IO_SEL, }, 107 { IMX93_CLK_LPSPI8, "lpspi8_root", 0x1800, LOW_SPEED_IO_SEL, }, 108 { IMX93_CLK_I3C1, "i3c1_root", 0x1880, LOW_SPEED_IO_SEL, }, 109 { IMX93_CLK_I3C2, "i3c2_root", 0x1900, LOW_SPEED_IO_SEL, }, 110 { IMX93_CLK_USDHC1, "usdhc1_root", 0x1980, FAST_SEL, }, 111 { IMX93_CLK_USDHC2, "usdhc2_root", 0x1a00, FAST_SEL, }, 112 { IMX93_CLK_USDHC3, "usdhc3_root", 0x1a80, FAST_SEL, }, 113 { IMX93_CLK_SAI1, "sai1_root", 0x1b00, AUDIO_SEL, }, 114 { IMX93_CLK_SAI2, "sai2_root", 0x1b80, AUDIO_SEL, }, 115 { IMX93_CLK_SAI3, "sai3_root", 0x1c00, AUDIO_SEL, }, 116 { IMX93_CLK_CCM_CKO1, "ccm_cko1_root", 0x1c80, CKO1_SEL, }, 117 { IMX93_CLK_CCM_CKO2, "ccm_cko2_root", 0x1d00, CKO2_SEL, }, 118 { IMX93_CLK_CCM_CKO3, "ccm_cko3_root", 0x1d80, CKO1_SEL, }, 119 { IMX93_CLK_CCM_CKO4, "ccm_cko4_root", 0x1e00, CKO2_SEL, }, 120 /* 121 * Critical because clk is used for handshake between HSIOMIX and NICMIX when 122 * NICMIX power down/on during system suspend/resume 123 */ 124 { IMX93_CLK_HSIO, "hsio_root", 0x1e80, LOW_SPEED_IO_SEL, CLK_IS_CRITICAL}, 125 { IMX93_CLK_HSIO_USB_TEST_60M, "hsio_usb_test_60m_root", 0x1f00, LOW_SPEED_IO_SEL, }, 126 { IMX93_CLK_HSIO_ACSCAN_80M, "hsio_acscan_80m_root", 0x1f80, LOW_SPEED_IO_SEL, }, 127 { IMX93_CLK_HSIO_ACSCAN_480M, "hsio_acscan_480m_root", 0x2000, MISC_SEL, }, 128 { IMX93_CLK_NIC_AXI, "nic_axi_root", 0x2080, FAST_SEL, CLK_IS_CRITICAL, }, 129 { IMX93_CLK_ML_APB, "ml_apb_root", 0x2180, LOW_SPEED_IO_SEL, 0, PLAT_IMX93, }, 130 { IMX93_CLK_ML, "ml_root", 0x2200, FAST_SEL, 0, PLAT_IMX93, }, 131 { IMX93_CLK_MEDIA_AXI, "media_axi_root", 0x2280, FAST_SEL, }, 132 { IMX93_CLK_MEDIA_APB, "media_apb_root", 0x2300, LOW_SPEED_IO_SEL, }, 133 { IMX93_CLK_MEDIA_LDB, "media_ldb_root", 0x2380, VIDEO_SEL, 0, PLAT_IMX93, }, 134 { IMX93_CLK_MEDIA_DISP_PIX, "media_disp_pix_root", 0x2400, VIDEO_SEL, }, 135 { IMX93_CLK_CAM_PIX, "cam_pix_root", 0x2480, VIDEO_SEL, }, 136 { IMX93_CLK_MIPI_TEST_BYTE, "mipi_test_byte_root", 0x2500, VIDEO_SEL, 0, PLAT_IMX93, }, 137 { IMX93_CLK_MIPI_PHY_CFG, "mipi_phy_cfg_root", 0x2580, VIDEO_SEL, 0, PLAT_IMX93, }, 138 { IMX93_CLK_ADC, "adc_root", 0x2700, LOW_SPEED_IO_SEL, }, 139 { IMX93_CLK_PDM, "pdm_root", 0x2780, AUDIO_SEL, }, 140 { IMX93_CLK_TSTMR1, "tstmr1_root", 0x2800, LOW_SPEED_IO_SEL, }, 141 { IMX93_CLK_TSTMR2, "tstmr2_root", 0x2880, LOW_SPEED_IO_SEL, }, 142 { IMX93_CLK_MQS1, "mqs1_root", 0x2900, AUDIO_SEL, }, 143 { IMX93_CLK_MQS2, "mqs2_root", 0x2980, AUDIO_SEL, }, 144 { IMX93_CLK_AUDIO_XCVR, "audio_xcvr_root", 0x2a00, NON_IO_SEL, }, 145 { IMX93_CLK_SPDIF, "spdif_root", 0x2a80, AUDIO_SEL, }, 146 { IMX93_CLK_ENET, "enet_root", 0x2b00, NON_IO_SEL, 0, PLAT_IMX93, }, 147 { IMX93_CLK_ENET_TIMER1, "enet_timer1_root", 0x2b80, LOW_SPEED_IO_SEL, 0, PLAT_IMX93, }, 148 { IMX93_CLK_ENET_TIMER2, "enet_timer2_root", 0x2c00, LOW_SPEED_IO_SEL, 0, PLAT_IMX93, }, 149 { IMX93_CLK_ENET_REF, "enet_ref_root", 0x2c80, NON_IO_SEL, 0, PLAT_IMX93, }, 150 { IMX93_CLK_ENET_REF_PHY, "enet_ref_phy_root", 0x2d00, LOW_SPEED_IO_SEL, 0, PLAT_IMX93, }, 151 { IMX91_CLK_ENET1_QOS_TSN, "enet1_qos_tsn_root", 0x2b00, NON_IO_SEL, 0, PLAT_IMX91, }, 152 { IMX91_CLK_ENET_TIMER, "enet_timer_root", 0x2b80, LOW_SPEED_IO_SEL, 0, PLAT_IMX91, }, 153 { IMX91_CLK_ENET2_REGULAR, "enet2_regular_root", 0x2c80, NON_IO_SEL, 0, PLAT_IMX91, }, 154 { IMX93_CLK_I3C1_SLOW, "i3c1_slow_root", 0x2d80, LOW_SPEED_IO_SEL, 0, PLAT_IMX93, }, 155 { IMX93_CLK_I3C2_SLOW, "i3c2_slow_root", 0x2e00, LOW_SPEED_IO_SEL, 0, PLAT_IMX93, }, 156 { IMX93_CLK_USB_PHY_BURUNIN, "usb_phy_root", 0x2e80, LOW_SPEED_IO_SEL, }, 157 { IMX93_CLK_PAL_CAME_SCAN, "pal_came_scan_root", 0x2f00, MISC_SEL, } 158 }; 159 160 static const struct imx93_clk_ccgr { 161 u32 clk; 162 char *name; 163 char *parent_name; 164 u32 off; 165 unsigned long flags; 166 u32 *shared_count; 167 unsigned long plat; 168 } ccgr_array[] = { 169 { IMX93_CLK_A55_GATE, "a55_alt", "a55_alt_root", 0x8000, }, 170 /* M33 critical clk for system run */ 171 { IMX93_CLK_CM33_GATE, "cm33", "m33_root", 0x8040, CLK_IS_CRITICAL }, 172 { IMX93_CLK_ADC1_GATE, "adc1", "adc_root", 0x82c0, }, 173 { IMX93_CLK_WDOG1_GATE, "wdog1", "osc_24m", 0x8300, }, 174 { IMX93_CLK_WDOG2_GATE, "wdog2", "osc_24m", 0x8340, }, 175 { IMX93_CLK_WDOG3_GATE, "wdog3", "osc_24m", 0x8380, }, 176 { IMX93_CLK_WDOG4_GATE, "wdog4", "osc_24m", 0x83c0, }, 177 { IMX93_CLK_WDOG5_GATE, "wdog5", "osc_24m", 0x8400, }, 178 { IMX93_CLK_SEMA1_GATE, "sema1", "bus_aon_root", 0x8440, }, 179 { IMX93_CLK_SEMA2_GATE, "sema2", "bus_wakeup_root", 0x8480, }, 180 { IMX93_CLK_MU1_A_GATE, "mu1_a", "bus_aon_root", 0x84c0, CLK_IGNORE_UNUSED }, 181 { IMX93_CLK_MU2_A_GATE, "mu2_a", "bus_wakeup_root", 0x84c0, CLK_IGNORE_UNUSED }, 182 { IMX93_CLK_MU1_B_GATE, "mu1_b", "bus_aon_root", 0x8500, 0, &share_count_mub }, 183 { IMX93_CLK_MU2_B_GATE, "mu2_b", "bus_wakeup_root", 0x8500, 0, &share_count_mub }, 184 { IMX93_CLK_EDMA1_GATE, "edma1", "m33_root", 0x8540, }, 185 { IMX93_CLK_EDMA2_GATE, "edma2", "wakeup_axi_root", 0x8580, }, 186 { IMX93_CLK_FLEXSPI1_GATE, "flexspi1", "flexspi1_root", 0x8640, }, 187 { IMX93_CLK_GPIO1_GATE, "gpio1", "m33_root", 0x8880, }, 188 { IMX93_CLK_GPIO2_GATE, "gpio2", "bus_wakeup_root", 0x88c0, }, 189 { IMX93_CLK_GPIO3_GATE, "gpio3", "bus_wakeup_root", 0x8900, }, 190 { IMX93_CLK_GPIO4_GATE, "gpio4", "bus_wakeup_root", 0x8940, }, 191 { IMX93_CLK_FLEXIO1_GATE, "flexio1", "flexio1_root", 0x8980, }, 192 { IMX93_CLK_FLEXIO2_GATE, "flexio2", "flexio2_root", 0x89c0, }, 193 { IMX93_CLK_LPIT1_GATE, "lpit1", "bus_aon_root", 0x8a00, }, 194 { IMX93_CLK_LPIT2_GATE, "lpit2", "bus_wakeup_root", 0x8a40, }, 195 { IMX93_CLK_LPTMR1_GATE, "lptmr1", "lptmr1_root", 0x8a80, }, 196 { IMX93_CLK_LPTMR2_GATE, "lptmr2", "lptmr2_root", 0x8ac0, }, 197 { IMX93_CLK_TPM1_GATE, "tpm1", "bus_aon_root", 0x8b00, }, 198 { IMX93_CLK_TPM2_GATE, "tpm2", "tpm2_root", 0x8b40, }, 199 { IMX93_CLK_TPM3_GATE, "tpm3", "bus_wakeup_root", 0x8b80, }, 200 { IMX93_CLK_TPM4_GATE, "tpm4", "tpm4_root", 0x8bc0, }, 201 { IMX93_CLK_TPM5_GATE, "tpm5", "tpm5_root", 0x8c00, }, 202 { IMX93_CLK_TPM6_GATE, "tpm6", "tpm6_root", 0x8c40, }, 203 { IMX93_CLK_CAN1_GATE, "can1", "can1_root", 0x8c80, }, 204 { IMX93_CLK_CAN2_GATE, "can2", "can2_root", 0x8cc0, }, 205 { IMX93_CLK_LPUART1_GATE, "lpuart1", "lpuart1_root", 0x8d00, }, 206 { IMX93_CLK_LPUART2_GATE, "lpuart2", "lpuart2_root", 0x8d40, }, 207 { IMX93_CLK_LPUART3_GATE, "lpuart3", "lpuart3_root", 0x8d80, }, 208 { IMX93_CLK_LPUART4_GATE, "lpuart4", "lpuart4_root", 0x8dc0, }, 209 { IMX93_CLK_LPUART5_GATE, "lpuart5", "lpuart5_root", 0x8e00, }, 210 { IMX93_CLK_LPUART6_GATE, "lpuart6", "lpuart6_root", 0x8e40, }, 211 { IMX93_CLK_LPUART7_GATE, "lpuart7", "lpuart7_root", 0x8e80, }, 212 { IMX93_CLK_LPUART8_GATE, "lpuart8", "lpuart8_root", 0x8ec0, }, 213 { IMX93_CLK_LPI2C1_GATE, "lpi2c1", "lpi2c1_root", 0x8f00, }, 214 { IMX93_CLK_LPI2C2_GATE, "lpi2c2", "lpi2c2_root", 0x8f40, }, 215 { IMX93_CLK_LPI2C3_GATE, "lpi2c3", "lpi2c3_root", 0x8f80, }, 216 { IMX93_CLK_LPI2C4_GATE, "lpi2c4", "lpi2c4_root", 0x8fc0, }, 217 { IMX93_CLK_LPI2C5_GATE, "lpi2c5", "lpi2c5_root", 0x9000, }, 218 { IMX93_CLK_LPI2C6_GATE, "lpi2c6", "lpi2c6_root", 0x9040, }, 219 { IMX93_CLK_LPI2C7_GATE, "lpi2c7", "lpi2c7_root", 0x9080, }, 220 { IMX93_CLK_LPI2C8_GATE, "lpi2c8", "lpi2c8_root", 0x90c0, }, 221 { IMX93_CLK_LPSPI1_GATE, "lpspi1", "lpspi1_root", 0x9100, }, 222 { IMX93_CLK_LPSPI2_GATE, "lpspi2", "lpspi2_root", 0x9140, }, 223 { IMX93_CLK_LPSPI3_GATE, "lpspi3", "lpspi3_root", 0x9180, }, 224 { IMX93_CLK_LPSPI4_GATE, "lpspi4", "lpspi4_root", 0x91c0, }, 225 { IMX93_CLK_LPSPI5_GATE, "lpspi5", "lpspi5_root", 0x9200, }, 226 { IMX93_CLK_LPSPI6_GATE, "lpspi6", "lpspi6_root", 0x9240, }, 227 { IMX93_CLK_LPSPI7_GATE, "lpspi7", "lpspi7_root", 0x9280, }, 228 { IMX93_CLK_LPSPI8_GATE, "lpspi8", "lpspi8_root", 0x92c0, }, 229 { IMX93_CLK_I3C1_GATE, "i3c1", "i3c1_root", 0x9300, }, 230 { IMX93_CLK_I3C2_GATE, "i3c2", "i3c2_root", 0x9340, }, 231 { IMX93_CLK_USDHC1_GATE, "usdhc1", "usdhc1_root", 0x9380, }, 232 { IMX93_CLK_USDHC2_GATE, "usdhc2", "usdhc2_root", 0x93c0, }, 233 { IMX93_CLK_USDHC3_GATE, "usdhc3", "usdhc3_root", 0x9400, }, 234 { IMX93_CLK_SAI1_GATE, "sai1", "sai1_root", 0x9440, 0, &share_count_sai1}, 235 { IMX93_CLK_SAI1_IPG, "sai1_ipg_clk", "bus_aon_root", 0x9440, 0, &share_count_sai1}, 236 { IMX93_CLK_SAI2_GATE, "sai2", "sai2_root", 0x9480, 0, &share_count_sai2}, 237 { IMX93_CLK_SAI2_IPG, "sai2_ipg_clk", "bus_wakeup_root", 0x9480, 0, &share_count_sai2}, 238 { IMX93_CLK_SAI3_GATE, "sai3", "sai3_root", 0x94c0, 0, &share_count_sai3}, 239 { IMX93_CLK_SAI3_IPG, "sai3_ipg_clk", "bus_wakeup_root", 0x94c0, 0, &share_count_sai3}, 240 { IMX93_CLK_MIPI_CSI_GATE, "mipi_csi", "media_apb_root", 0x9580, }, 241 { IMX93_CLK_MIPI_DSI_GATE, "mipi_dsi", "media_apb_root", 0x95c0, }, 242 { IMX93_CLK_LVDS_GATE, "lvds", "media_ldb_root", 0x9600, }, 243 { IMX93_CLK_LCDIF_GATE, "lcdif", "media_apb_root", 0x9640, }, 244 { IMX93_CLK_PXP_GATE, "pxp", "media_apb_root", 0x9680, }, 245 { IMX93_CLK_ISI_GATE, "isi", "media_apb_root", 0x96c0, }, 246 { IMX93_CLK_NIC_MEDIA_GATE, "nic_media", "media_axi_root", 0x9700, }, 247 { IMX93_CLK_USB_CONTROLLER_GATE, "usb_controller", "hsio_root", 0x9a00, }, 248 { IMX93_CLK_USB_TEST_60M_GATE, "usb_test_60m", "hsio_usb_test_60m_root", 0x9a40, }, 249 { IMX93_CLK_HSIO_TROUT_24M_GATE, "hsio_trout_24m", "osc_24m", 0x9a80, }, 250 { IMX93_CLK_PDM_GATE, "pdm", "pdm_root", 0x9ac0, 0, &share_count_pdm}, 251 { IMX93_CLK_PDM_IPG, "pdm_ipg_clk", "bus_aon_root", 0x9ac0, 0, &share_count_pdm}, 252 { IMX93_CLK_MQS1_GATE, "mqs1", "sai1_root", 0x9b00, }, 253 { IMX93_CLK_MQS2_GATE, "mqs2", "sai3_root", 0x9b40, }, 254 { IMX93_CLK_AUD_XCVR_GATE, "aud_xcvr", "audio_xcvr_root", 0x9b80, }, 255 { IMX93_CLK_SPDIF_GATE, "spdif", "spdif_root", 0x9c00, }, 256 { IMX93_CLK_HSIO_32K_GATE, "hsio_32k", "osc_32k", 0x9dc0, }, 257 { IMX93_CLK_ENET1_GATE, "enet1", "wakeup_axi_root", 0x9e00, 0, NULL, PLAT_IMX93, }, 258 { IMX93_CLK_ENET_QOS_GATE, "enet_qos", "wakeup_axi_root", 0x9e40, 0, NULL, PLAT_IMX93, }, 259 { IMX91_CLK_ENET2_REGULAR_GATE, "enet2_regular", "wakeup_axi_root", 0x9e00, 0, NULL, PLAT_IMX91, }, 260 { IMX91_CLK_ENET1_QOS_TSN_GATE, "enet1_qos_tsn", "wakeup_axi_root", 0x9e40, 0, NULL, PLAT_IMX91, }, 261 /* Critical because clk accessed during CPU idle */ 262 { IMX93_CLK_SYS_CNT_GATE, "sys_cnt", "osc_24m", 0x9e80, CLK_IS_CRITICAL}, 263 { IMX93_CLK_TSTMR1_GATE, "tstmr1", "bus_aon_root", 0x9ec0, }, 264 { IMX93_CLK_TSTMR2_GATE, "tstmr2", "bus_wakeup_root", 0x9f00, }, 265 { IMX93_CLK_TMC_GATE, "tmc", "osc_24m", 0x9f40, }, 266 { IMX93_CLK_PMRO_GATE, "pmro", "osc_24m", 0x9f80, } 267 }; 268 269 static struct clk_hw_onecell_data *clk_hw_data; 270 static struct clk_hw **clks; 271 272 static int imx93_clocks_probe(struct platform_device *pdev) 273 { 274 struct device *dev = &pdev->dev; 275 struct device_node *np = dev->of_node; 276 const struct imx93_clk_root *root; 277 const struct imx93_clk_ccgr *ccgr; 278 void __iomem *base, *anatop_base; 279 int i, ret; 280 const unsigned long plat = (unsigned long)device_get_match_data(&pdev->dev); 281 282 clk_hw_data = devm_kzalloc(dev, struct_size(clk_hw_data, hws, 283 IMX93_CLK_END), GFP_KERNEL); 284 if (!clk_hw_data) 285 return -ENOMEM; 286 287 clk_hw_data->num = IMX93_CLK_END; 288 clks = clk_hw_data->hws; 289 290 clks[IMX93_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0); 291 clks[IMX93_CLK_24M] = imx_get_clk_hw_by_name(np, "osc_24m"); 292 clks[IMX93_CLK_32K] = imx_get_clk_hw_by_name(np, "osc_32k"); 293 clks[IMX93_CLK_EXT1] = imx_get_clk_hw_by_name(np, "clk_ext1"); 294 295 clks[IMX93_CLK_SYS_PLL_PFD0] = imx_clk_hw_fixed("sys_pll_pfd0", 1000000000); 296 clks[IMX93_CLK_SYS_PLL_PFD0_DIV2] = imx_clk_hw_fixed_factor("sys_pll_pfd0_div2", 297 "sys_pll_pfd0", 1, 2); 298 clks[IMX93_CLK_SYS_PLL_PFD1] = imx_clk_hw_fixed("sys_pll_pfd1", 800000000); 299 clks[IMX93_CLK_SYS_PLL_PFD1_DIV2] = imx_clk_hw_fixed_factor("sys_pll_pfd1_div2", 300 "sys_pll_pfd1", 1, 2); 301 clks[IMX93_CLK_SYS_PLL_PFD2] = imx_clk_hw_fixed("sys_pll_pfd2", 625000000); 302 clks[IMX93_CLK_SYS_PLL_PFD2_DIV2] = imx_clk_hw_fixed_factor("sys_pll_pfd2_div2", 303 "sys_pll_pfd2", 1, 2); 304 305 np = of_find_compatible_node(NULL, NULL, "fsl,imx93-anatop"); 306 anatop_base = devm_of_iomap(dev, np, 0, NULL); 307 of_node_put(np); 308 if (WARN_ON(IS_ERR(anatop_base))) { 309 ret = PTR_ERR(anatop_base); 310 goto unregister_hws; 311 } 312 313 clks[IMX93_CLK_ARM_PLL] = imx_clk_fracn_gppll_integer("arm_pll", "osc_24m", 314 anatop_base + 0x1000, 315 &imx_fracn_gppll_integer); 316 clks[IMX93_CLK_AUDIO_PLL] = imx_clk_fracn_gppll("audio_pll", "osc_24m", anatop_base + 0x1200, 317 &imx_fracn_gppll); 318 clks[IMX93_CLK_VIDEO_PLL] = imx_clk_fracn_gppll("video_pll", "osc_24m", anatop_base + 0x1400, 319 &imx_fracn_gppll); 320 321 np = dev->of_node; 322 base = devm_platform_ioremap_resource(pdev, 0); 323 if (WARN_ON(IS_ERR(base))) { 324 ret = PTR_ERR(base); 325 goto unregister_hws; 326 } 327 328 for (i = 0; i < ARRAY_SIZE(root_array); i++) { 329 root = &root_array[i]; 330 if (!root->plat || root->plat & plat) 331 clks[root->clk] = imx93_clk_composite_flags(root->name, 332 parent_names[root->sel], 333 4, base + root->off, 3, 334 root->flags); 335 } 336 337 for (i = 0; i < ARRAY_SIZE(ccgr_array); i++) { 338 ccgr = &ccgr_array[i]; 339 if (!ccgr->plat || ccgr->plat & plat) 340 clks[ccgr->clk] = imx93_clk_gate(NULL, 341 ccgr->name, ccgr->parent_name, 342 ccgr->flags, base + ccgr->off, 0, 1, 1, 3, 343 ccgr->shared_count); 344 } 345 346 clks[IMX93_CLK_A55_SEL] = imx_clk_hw_mux2("a55_sel", base + 0x4820, 0, 1, a55_core_sels, 347 ARRAY_SIZE(a55_core_sels)); 348 clks[IMX93_CLK_A55_CORE] = imx_clk_hw_cpu("a55_core", "a55_sel", 349 clks[IMX93_CLK_A55_SEL]->clk, 350 clks[IMX93_CLK_A55_SEL]->clk, 351 clks[IMX93_CLK_ARM_PLL]->clk, 352 clks[IMX93_CLK_A55_GATE]->clk); 353 354 imx_check_clk_hws(clks, IMX93_CLK_END); 355 356 ret = of_clk_add_hw_provider(np, of_clk_hw_onecell_get, clk_hw_data); 357 if (ret < 0) { 358 dev_err(dev, "failed to register clks for i.MX93\n"); 359 goto unregister_hws; 360 } 361 362 imx_register_uart_clocks(); 363 364 return 0; 365 366 unregister_hws: 367 imx_unregister_hw_clocks(clks, IMX93_CLK_END); 368 369 return ret; 370 } 371 372 static const struct of_device_id imx93_clk_of_match[] = { 373 { .compatible = "fsl,imx93-ccm", .data = (void *)PLAT_IMX93 }, 374 { .compatible = "fsl,imx91-ccm", .data = (void *)PLAT_IMX91 }, 375 { /* Sentinel */ }, 376 }; 377 MODULE_DEVICE_TABLE(of, imx93_clk_of_match); 378 379 static struct platform_driver imx93_clk_driver = { 380 .probe = imx93_clocks_probe, 381 .driver = { 382 .name = "imx93-ccm", 383 .suppress_bind_attrs = true, 384 .of_match_table = imx93_clk_of_match, 385 }, 386 }; 387 module_platform_driver(imx93_clk_driver); 388 module_param(mcore_booted, bool, 0444); 389 MODULE_PARM_DESC(mcore_booted, "See Cortex-M core is booted or not"); 390 391 MODULE_DESCRIPTION("NXP i.MX93 clock driver"); 392 MODULE_LICENSE("GPL v2"); 393