1 /* 2 * OPAL API definitions. 3 * 4 * Copyright 2011-2015 IBM Corp. 5 * 6 * This program is free software; you can redistribute it and/or 7 * modify it under the terms of the GNU General Public License 8 * as published by the Free Software Foundation; either version 9 * 2 of the License, or (at your option) any later version. 10 */ 11 12 #ifndef __OPAL_API_H 13 #define __OPAL_API_H 14 15 /****** OPAL APIs ******/ 16 17 /* Return codes */ 18 #define OPAL_SUCCESS 0 19 #define OPAL_PARAMETER -1 20 #define OPAL_BUSY -2 21 #define OPAL_PARTIAL -3 22 #define OPAL_CONSTRAINED -4 23 #define OPAL_CLOSED -5 24 #define OPAL_HARDWARE -6 25 #define OPAL_UNSUPPORTED -7 26 #define OPAL_PERMISSION -8 27 #define OPAL_NO_MEM -9 28 #define OPAL_RESOURCE -10 29 #define OPAL_INTERNAL_ERROR -11 30 #define OPAL_BUSY_EVENT -12 31 #define OPAL_HARDWARE_FROZEN -13 32 #define OPAL_WRONG_STATE -14 33 #define OPAL_ASYNC_COMPLETION -15 34 #define OPAL_EMPTY -16 35 #define OPAL_I2C_TIMEOUT -17 36 #define OPAL_I2C_INVALID_CMD -18 37 #define OPAL_I2C_LBUS_PARITY -19 38 #define OPAL_I2C_BKEND_OVERRUN -20 39 #define OPAL_I2C_BKEND_ACCESS -21 40 #define OPAL_I2C_ARBT_LOST -22 41 #define OPAL_I2C_NACK_RCVD -23 42 #define OPAL_I2C_STOP_ERR -24 43 #define OPAL_XIVE_PROVISIONING -31 44 #define OPAL_XIVE_FREE_ACTIVE -32 45 #define OPAL_TIMEOUT -33 46 47 /* API Tokens (in r0) */ 48 #define OPAL_INVALID_CALL -1 49 #define OPAL_TEST 0 50 #define OPAL_CONSOLE_WRITE 1 51 #define OPAL_CONSOLE_READ 2 52 #define OPAL_RTC_READ 3 53 #define OPAL_RTC_WRITE 4 54 #define OPAL_CEC_POWER_DOWN 5 55 #define OPAL_CEC_REBOOT 6 56 #define OPAL_READ_NVRAM 7 57 #define OPAL_WRITE_NVRAM 8 58 #define OPAL_HANDLE_INTERRUPT 9 59 #define OPAL_POLL_EVENTS 10 60 #define OPAL_PCI_SET_HUB_TCE_MEMORY 11 61 #define OPAL_PCI_SET_PHB_TCE_MEMORY 12 62 #define OPAL_PCI_CONFIG_READ_BYTE 13 63 #define OPAL_PCI_CONFIG_READ_HALF_WORD 14 64 #define OPAL_PCI_CONFIG_READ_WORD 15 65 #define OPAL_PCI_CONFIG_WRITE_BYTE 16 66 #define OPAL_PCI_CONFIG_WRITE_HALF_WORD 17 67 #define OPAL_PCI_CONFIG_WRITE_WORD 18 68 #define OPAL_SET_XIVE 19 69 #define OPAL_GET_XIVE 20 70 #define OPAL_GET_COMPLETION_TOKEN_STATUS 21 /* obsolete */ 71 #define OPAL_REGISTER_OPAL_EXCEPTION_HANDLER 22 72 #define OPAL_PCI_EEH_FREEZE_STATUS 23 73 #define OPAL_PCI_SHPC 24 74 #define OPAL_CONSOLE_WRITE_BUFFER_SPACE 25 75 #define OPAL_PCI_EEH_FREEZE_CLEAR 26 76 #define OPAL_PCI_PHB_MMIO_ENABLE 27 77 #define OPAL_PCI_SET_PHB_MEM_WINDOW 28 78 #define OPAL_PCI_MAP_PE_MMIO_WINDOW 29 79 #define OPAL_PCI_SET_PHB_TABLE_MEMORY 30 80 #define OPAL_PCI_SET_PE 31 81 #define OPAL_PCI_SET_PELTV 32 82 #define OPAL_PCI_SET_MVE 33 83 #define OPAL_PCI_SET_MVE_ENABLE 34 84 #define OPAL_PCI_GET_XIVE_REISSUE 35 85 #define OPAL_PCI_SET_XIVE_REISSUE 36 86 #define OPAL_PCI_SET_XIVE_PE 37 87 #define OPAL_GET_XIVE_SOURCE 38 88 #define OPAL_GET_MSI_32 39 89 #define OPAL_GET_MSI_64 40 90 #define OPAL_START_CPU 41 91 #define OPAL_QUERY_CPU_STATUS 42 92 #define OPAL_WRITE_OPPANEL 43 /* unimplemented */ 93 #define OPAL_PCI_MAP_PE_DMA_WINDOW 44 94 #define OPAL_PCI_MAP_PE_DMA_WINDOW_REAL 45 95 #define OPAL_PCI_RESET 49 96 #define OPAL_PCI_GET_HUB_DIAG_DATA 50 97 #define OPAL_PCI_GET_PHB_DIAG_DATA 51 98 #define OPAL_PCI_FENCE_PHB 52 99 #define OPAL_PCI_REINIT 53 100 #define OPAL_PCI_MASK_PE_ERROR 54 101 #define OPAL_SET_SLOT_LED_STATUS 55 102 #define OPAL_GET_EPOW_STATUS 56 103 #define OPAL_SET_SYSTEM_ATTENTION_LED 57 104 #define OPAL_RESERVED1 58 105 #define OPAL_RESERVED2 59 106 #define OPAL_PCI_NEXT_ERROR 60 107 #define OPAL_PCI_EEH_FREEZE_STATUS2 61 108 #define OPAL_PCI_POLL 62 109 #define OPAL_PCI_MSI_EOI 63 110 #define OPAL_PCI_GET_PHB_DIAG_DATA2 64 111 #define OPAL_XSCOM_READ 65 112 #define OPAL_XSCOM_WRITE 66 113 #define OPAL_LPC_READ 67 114 #define OPAL_LPC_WRITE 68 115 #define OPAL_RETURN_CPU 69 116 #define OPAL_REINIT_CPUS 70 117 #define OPAL_ELOG_READ 71 118 #define OPAL_ELOG_WRITE 72 119 #define OPAL_ELOG_ACK 73 120 #define OPAL_ELOG_RESEND 74 121 #define OPAL_ELOG_SIZE 75 122 #define OPAL_FLASH_VALIDATE 76 123 #define OPAL_FLASH_MANAGE 77 124 #define OPAL_FLASH_UPDATE 78 125 #define OPAL_RESYNC_TIMEBASE 79 126 #define OPAL_CHECK_TOKEN 80 127 #define OPAL_DUMP_INIT 81 128 #define OPAL_DUMP_INFO 82 129 #define OPAL_DUMP_READ 83 130 #define OPAL_DUMP_ACK 84 131 #define OPAL_GET_MSG 85 132 #define OPAL_CHECK_ASYNC_COMPLETION 86 133 #define OPAL_SYNC_HOST_REBOOT 87 134 #define OPAL_SENSOR_READ 88 135 #define OPAL_GET_PARAM 89 136 #define OPAL_SET_PARAM 90 137 #define OPAL_DUMP_RESEND 91 138 #define OPAL_ELOG_SEND 92 /* Deprecated */ 139 #define OPAL_PCI_SET_PHB_CAPI_MODE 93 140 #define OPAL_DUMP_INFO2 94 141 #define OPAL_WRITE_OPPANEL_ASYNC 95 142 #define OPAL_PCI_ERR_INJECT 96 143 #define OPAL_PCI_EEH_FREEZE_SET 97 144 #define OPAL_HANDLE_HMI 98 145 #define OPAL_CONFIG_CPU_IDLE_STATE 99 146 #define OPAL_SLW_SET_REG 100 147 #define OPAL_REGISTER_DUMP_REGION 101 148 #define OPAL_UNREGISTER_DUMP_REGION 102 149 #define OPAL_WRITE_TPO 103 150 #define OPAL_READ_TPO 104 151 #define OPAL_GET_DPO_STATUS 105 152 #define OPAL_OLD_I2C_REQUEST 106 /* Deprecated */ 153 #define OPAL_IPMI_SEND 107 154 #define OPAL_IPMI_RECV 108 155 #define OPAL_I2C_REQUEST 109 156 #define OPAL_FLASH_READ 110 157 #define OPAL_FLASH_WRITE 111 158 #define OPAL_FLASH_ERASE 112 159 #define OPAL_PRD_MSG 113 160 #define OPAL_LEDS_GET_INDICATOR 114 161 #define OPAL_LEDS_SET_INDICATOR 115 162 #define OPAL_CEC_REBOOT2 116 163 #define OPAL_CONSOLE_FLUSH 117 164 #define OPAL_GET_DEVICE_TREE 118 165 #define OPAL_PCI_GET_PRESENCE_STATE 119 166 #define OPAL_PCI_GET_POWER_STATE 120 167 #define OPAL_PCI_SET_POWER_STATE 121 168 #define OPAL_INT_GET_XIRR 122 169 #define OPAL_INT_SET_CPPR 123 170 #define OPAL_INT_EOI 124 171 #define OPAL_INT_SET_MFRR 125 172 #define OPAL_PCI_TCE_KILL 126 173 #define OPAL_NMMU_SET_PTCR 127 174 #define OPAL_XIVE_RESET 128 175 #define OPAL_XIVE_GET_IRQ_INFO 129 176 #define OPAL_XIVE_GET_IRQ_CONFIG 130 177 #define OPAL_XIVE_SET_IRQ_CONFIG 131 178 #define OPAL_XIVE_GET_QUEUE_INFO 132 179 #define OPAL_XIVE_SET_QUEUE_INFO 133 180 #define OPAL_XIVE_DONATE_PAGE 134 181 #define OPAL_XIVE_ALLOCATE_VP_BLOCK 135 182 #define OPAL_XIVE_FREE_VP_BLOCK 136 183 #define OPAL_XIVE_GET_VP_INFO 137 184 #define OPAL_XIVE_SET_VP_INFO 138 185 #define OPAL_XIVE_ALLOCATE_IRQ 139 186 #define OPAL_XIVE_FREE_IRQ 140 187 #define OPAL_XIVE_SYNC 141 188 #define OPAL_XIVE_DUMP 142 189 #define OPAL_XIVE_RESERVED3 143 190 #define OPAL_XIVE_RESERVED4 144 191 #define OPAL_SIGNAL_SYSTEM_RESET 145 192 #define OPAL_NPU_INIT_CONTEXT 146 193 #define OPAL_NPU_DESTROY_CONTEXT 147 194 #define OPAL_NPU_MAP_LPAR 148 195 #define OPAL_IMC_COUNTERS_INIT 149 196 #define OPAL_IMC_COUNTERS_START 150 197 #define OPAL_IMC_COUNTERS_STOP 151 198 #define OPAL_GET_POWERCAP 152 199 #define OPAL_SET_POWERCAP 153 200 #define OPAL_GET_POWER_SHIFT_RATIO 154 201 #define OPAL_SET_POWER_SHIFT_RATIO 155 202 #define OPAL_SENSOR_GROUP_CLEAR 156 203 #define OPAL_PCI_SET_P2P 157 204 #define OPAL_NPU_SPA_SETUP 159 205 #define OPAL_NPU_SPA_CLEAR_CACHE 160 206 #define OPAL_NPU_TL_SET 161 207 #define OPAL_SENSOR_READ_U64 162 208 #define OPAL_PCI_GET_PBCQ_TUNNEL_BAR 164 209 #define OPAL_PCI_SET_PBCQ_TUNNEL_BAR 165 210 #define OPAL_LAST 165 211 212 /* Device tree flags */ 213 214 /* 215 * Flags set in power-mgmt nodes in device tree describing 216 * idle states that are supported in the platform. 217 */ 218 219 #define OPAL_PM_TIMEBASE_STOP 0x00000002 220 #define OPAL_PM_LOSE_HYP_CONTEXT 0x00002000 221 #define OPAL_PM_LOSE_FULL_CONTEXT 0x00004000 222 #define OPAL_PM_NAP_ENABLED 0x00010000 223 #define OPAL_PM_SLEEP_ENABLED 0x00020000 224 #define OPAL_PM_WINKLE_ENABLED 0x00040000 225 #define OPAL_PM_SLEEP_ENABLED_ER1 0x00080000 /* with workaround */ 226 #define OPAL_PM_STOP_INST_FAST 0x00100000 227 #define OPAL_PM_STOP_INST_DEEP 0x00200000 228 229 /* 230 * OPAL_CONFIG_CPU_IDLE_STATE parameters 231 */ 232 #define OPAL_CONFIG_IDLE_FASTSLEEP 1 233 #define OPAL_CONFIG_IDLE_UNDO 0 234 #define OPAL_CONFIG_IDLE_APPLY 1 235 236 #ifndef __ASSEMBLY__ 237 238 /* Other enums */ 239 enum OpalFreezeState { 240 OPAL_EEH_STOPPED_NOT_FROZEN = 0, 241 OPAL_EEH_STOPPED_MMIO_FREEZE = 1, 242 OPAL_EEH_STOPPED_DMA_FREEZE = 2, 243 OPAL_EEH_STOPPED_MMIO_DMA_FREEZE = 3, 244 OPAL_EEH_STOPPED_RESET = 4, 245 OPAL_EEH_STOPPED_TEMP_UNAVAIL = 5, 246 OPAL_EEH_STOPPED_PERM_UNAVAIL = 6 247 }; 248 249 enum OpalEehFreezeActionToken { 250 OPAL_EEH_ACTION_CLEAR_FREEZE_MMIO = 1, 251 OPAL_EEH_ACTION_CLEAR_FREEZE_DMA = 2, 252 OPAL_EEH_ACTION_CLEAR_FREEZE_ALL = 3, 253 254 OPAL_EEH_ACTION_SET_FREEZE_MMIO = 1, 255 OPAL_EEH_ACTION_SET_FREEZE_DMA = 2, 256 OPAL_EEH_ACTION_SET_FREEZE_ALL = 3 257 }; 258 259 enum OpalPciStatusToken { 260 OPAL_EEH_NO_ERROR = 0, 261 OPAL_EEH_IOC_ERROR = 1, 262 OPAL_EEH_PHB_ERROR = 2, 263 OPAL_EEH_PE_ERROR = 3, 264 OPAL_EEH_PE_MMIO_ERROR = 4, 265 OPAL_EEH_PE_DMA_ERROR = 5 266 }; 267 268 enum OpalPciErrorSeverity { 269 OPAL_EEH_SEV_NO_ERROR = 0, 270 OPAL_EEH_SEV_IOC_DEAD = 1, 271 OPAL_EEH_SEV_PHB_DEAD = 2, 272 OPAL_EEH_SEV_PHB_FENCED = 3, 273 OPAL_EEH_SEV_PE_ER = 4, 274 OPAL_EEH_SEV_INF = 5 275 }; 276 277 enum OpalErrinjectType { 278 OPAL_ERR_INJECT_TYPE_IOA_BUS_ERR = 0, 279 OPAL_ERR_INJECT_TYPE_IOA_BUS_ERR64 = 1, 280 }; 281 282 enum OpalErrinjectFunc { 283 /* IOA bus specific errors */ 284 OPAL_ERR_INJECT_FUNC_IOA_LD_MEM_ADDR = 0, 285 OPAL_ERR_INJECT_FUNC_IOA_LD_MEM_DATA = 1, 286 OPAL_ERR_INJECT_FUNC_IOA_LD_IO_ADDR = 2, 287 OPAL_ERR_INJECT_FUNC_IOA_LD_IO_DATA = 3, 288 OPAL_ERR_INJECT_FUNC_IOA_LD_CFG_ADDR = 4, 289 OPAL_ERR_INJECT_FUNC_IOA_LD_CFG_DATA = 5, 290 OPAL_ERR_INJECT_FUNC_IOA_ST_MEM_ADDR = 6, 291 OPAL_ERR_INJECT_FUNC_IOA_ST_MEM_DATA = 7, 292 OPAL_ERR_INJECT_FUNC_IOA_ST_IO_ADDR = 8, 293 OPAL_ERR_INJECT_FUNC_IOA_ST_IO_DATA = 9, 294 OPAL_ERR_INJECT_FUNC_IOA_ST_CFG_ADDR = 10, 295 OPAL_ERR_INJECT_FUNC_IOA_ST_CFG_DATA = 11, 296 OPAL_ERR_INJECT_FUNC_IOA_DMA_RD_ADDR = 12, 297 OPAL_ERR_INJECT_FUNC_IOA_DMA_RD_DATA = 13, 298 OPAL_ERR_INJECT_FUNC_IOA_DMA_RD_MASTER = 14, 299 OPAL_ERR_INJECT_FUNC_IOA_DMA_RD_TARGET = 15, 300 OPAL_ERR_INJECT_FUNC_IOA_DMA_WR_ADDR = 16, 301 OPAL_ERR_INJECT_FUNC_IOA_DMA_WR_DATA = 17, 302 OPAL_ERR_INJECT_FUNC_IOA_DMA_WR_MASTER = 18, 303 OPAL_ERR_INJECT_FUNC_IOA_DMA_WR_TARGET = 19, 304 }; 305 306 enum OpalMmioWindowType { 307 OPAL_M32_WINDOW_TYPE = 1, 308 OPAL_M64_WINDOW_TYPE = 2, 309 OPAL_IO_WINDOW_TYPE = 3 310 }; 311 312 enum OpalExceptionHandler { 313 OPAL_MACHINE_CHECK_HANDLER = 1, 314 OPAL_HYPERVISOR_MAINTENANCE_HANDLER = 2, 315 OPAL_SOFTPATCH_HANDLER = 3 316 }; 317 318 enum OpalPendingState { 319 OPAL_EVENT_OPAL_INTERNAL = 0x1, 320 OPAL_EVENT_NVRAM = 0x2, 321 OPAL_EVENT_RTC = 0x4, 322 OPAL_EVENT_CONSOLE_OUTPUT = 0x8, 323 OPAL_EVENT_CONSOLE_INPUT = 0x10, 324 OPAL_EVENT_ERROR_LOG_AVAIL = 0x20, 325 OPAL_EVENT_ERROR_LOG = 0x40, 326 OPAL_EVENT_EPOW = 0x80, 327 OPAL_EVENT_LED_STATUS = 0x100, 328 OPAL_EVENT_PCI_ERROR = 0x200, 329 OPAL_EVENT_DUMP_AVAIL = 0x400, 330 OPAL_EVENT_MSG_PENDING = 0x800, 331 }; 332 333 enum OpalThreadStatus { 334 OPAL_THREAD_INACTIVE = 0x0, 335 OPAL_THREAD_STARTED = 0x1, 336 OPAL_THREAD_UNAVAILABLE = 0x2 /* opal-v3 */ 337 }; 338 339 enum OpalPciBusCompare { 340 OpalPciBusAny = 0, /* Any bus number match */ 341 OpalPciBus3Bits = 2, /* Match top 3 bits of bus number */ 342 OpalPciBus4Bits = 3, /* Match top 4 bits of bus number */ 343 OpalPciBus5Bits = 4, /* Match top 5 bits of bus number */ 344 OpalPciBus6Bits = 5, /* Match top 6 bits of bus number */ 345 OpalPciBus7Bits = 6, /* Match top 7 bits of bus number */ 346 OpalPciBusAll = 7, /* Match bus number exactly */ 347 }; 348 349 enum OpalDeviceCompare { 350 OPAL_IGNORE_RID_DEVICE_NUMBER = 0, 351 OPAL_COMPARE_RID_DEVICE_NUMBER = 1 352 }; 353 354 enum OpalFuncCompare { 355 OPAL_IGNORE_RID_FUNCTION_NUMBER = 0, 356 OPAL_COMPARE_RID_FUNCTION_NUMBER = 1 357 }; 358 359 enum OpalPeAction { 360 OPAL_UNMAP_PE = 0, 361 OPAL_MAP_PE = 1 362 }; 363 364 enum OpalPeltvAction { 365 OPAL_REMOVE_PE_FROM_DOMAIN = 0, 366 OPAL_ADD_PE_TO_DOMAIN = 1 367 }; 368 369 enum OpalMveEnableAction { 370 OPAL_DISABLE_MVE = 0, 371 OPAL_ENABLE_MVE = 1 372 }; 373 374 enum OpalM64Action { 375 OPAL_DISABLE_M64 = 0, 376 OPAL_ENABLE_M64_SPLIT = 1, 377 OPAL_ENABLE_M64_NON_SPLIT = 2 378 }; 379 380 enum OpalPciResetScope { 381 OPAL_RESET_PHB_COMPLETE = 1, 382 OPAL_RESET_PCI_LINK = 2, 383 OPAL_RESET_PHB_ERROR = 3, 384 OPAL_RESET_PCI_HOT = 4, 385 OPAL_RESET_PCI_FUNDAMENTAL = 5, 386 OPAL_RESET_PCI_IODA_TABLE = 6 387 }; 388 389 enum OpalPciReinitScope { 390 /* 391 * Note: we chose values that do not overlap 392 * OpalPciResetScope as OPAL v2 used the same 393 * enum for both 394 */ 395 OPAL_REINIT_PCI_DEV = 1000 396 }; 397 398 enum OpalPciResetState { 399 OPAL_DEASSERT_RESET = 0, 400 OPAL_ASSERT_RESET = 1 401 }; 402 403 enum OpalPciSlotPresence { 404 OPAL_PCI_SLOT_EMPTY = 0, 405 OPAL_PCI_SLOT_PRESENT = 1 406 }; 407 408 enum OpalPciSlotPower { 409 OPAL_PCI_SLOT_POWER_OFF = 0, 410 OPAL_PCI_SLOT_POWER_ON = 1, 411 OPAL_PCI_SLOT_OFFLINE = 2, 412 OPAL_PCI_SLOT_ONLINE = 3 413 }; 414 415 enum OpalSlotLedType { 416 OPAL_SLOT_LED_TYPE_ID = 0, /* IDENTIFY LED */ 417 OPAL_SLOT_LED_TYPE_FAULT = 1, /* FAULT LED */ 418 OPAL_SLOT_LED_TYPE_ATTN = 2, /* System Attention LED */ 419 OPAL_SLOT_LED_TYPE_MAX = 3 420 }; 421 422 enum OpalSlotLedState { 423 OPAL_SLOT_LED_STATE_OFF = 0, /* LED is OFF */ 424 OPAL_SLOT_LED_STATE_ON = 1 /* LED is ON */ 425 }; 426 427 /* 428 * Address cycle types for LPC accesses. These also correspond 429 * to the content of the first cell of the "reg" property for 430 * device nodes on the LPC bus 431 */ 432 enum OpalLPCAddressType { 433 OPAL_LPC_MEM = 0, 434 OPAL_LPC_IO = 1, 435 OPAL_LPC_FW = 2, 436 }; 437 438 enum opal_msg_type { 439 OPAL_MSG_ASYNC_COMP = 0, /* params[0] = token, params[1] = rc, 440 * additional params function-specific 441 */ 442 OPAL_MSG_MEM_ERR = 1, 443 OPAL_MSG_EPOW = 2, 444 OPAL_MSG_SHUTDOWN = 3, /* params[0] = 1 reboot, 0 shutdown */ 445 OPAL_MSG_HMI_EVT = 4, 446 OPAL_MSG_DPO = 5, 447 OPAL_MSG_PRD = 6, 448 OPAL_MSG_OCC = 7, 449 OPAL_MSG_TYPE_MAX, 450 }; 451 452 struct opal_msg { 453 __be32 msg_type; 454 __be32 reserved; 455 __be64 params[8]; 456 }; 457 458 /* System parameter permission */ 459 enum OpalSysparamPerm { 460 OPAL_SYSPARAM_READ = 0x1, 461 OPAL_SYSPARAM_WRITE = 0x2, 462 OPAL_SYSPARAM_RW = (OPAL_SYSPARAM_READ | OPAL_SYSPARAM_WRITE), 463 }; 464 465 enum { 466 OPAL_IPMI_MSG_FORMAT_VERSION_1 = 1, 467 }; 468 469 struct opal_ipmi_msg { 470 uint8_t version; 471 uint8_t netfn; 472 uint8_t cmd; 473 uint8_t data[]; 474 }; 475 476 /* FSP memory errors handling */ 477 enum OpalMemErr_Version { 478 OpalMemErr_V1 = 1, 479 }; 480 481 enum OpalMemErrType { 482 OPAL_MEM_ERR_TYPE_RESILIENCE = 0, 483 OPAL_MEM_ERR_TYPE_DYN_DALLOC, 484 }; 485 486 /* Memory Reilience error type */ 487 enum OpalMemErr_ResilErrType { 488 OPAL_MEM_RESILIENCE_CE = 0, 489 OPAL_MEM_RESILIENCE_UE, 490 OPAL_MEM_RESILIENCE_UE_SCRUB, 491 }; 492 493 /* Dynamic Memory Deallocation type */ 494 enum OpalMemErr_DynErrType { 495 OPAL_MEM_DYNAMIC_DEALLOC = 0, 496 }; 497 498 struct OpalMemoryErrorData { 499 enum OpalMemErr_Version version:8; /* 0x00 */ 500 enum OpalMemErrType type:8; /* 0x01 */ 501 __be16 flags; /* 0x02 */ 502 uint8_t reserved_1[4]; /* 0x04 */ 503 504 union { 505 /* Memory Resilience corrected/uncorrected error info */ 506 struct { 507 enum OpalMemErr_ResilErrType resil_err_type:8; 508 uint8_t reserved_1[7]; 509 __be64 physical_address_start; 510 __be64 physical_address_end; 511 } resilience; 512 /* Dynamic memory deallocation error info */ 513 struct { 514 enum OpalMemErr_DynErrType dyn_err_type:8; 515 uint8_t reserved_1[7]; 516 __be64 physical_address_start; 517 __be64 physical_address_end; 518 } dyn_dealloc; 519 } u; 520 }; 521 522 /* HMI interrupt event */ 523 enum OpalHMI_Version { 524 OpalHMIEvt_V1 = 1, 525 OpalHMIEvt_V2 = 2, 526 }; 527 528 enum OpalHMI_Severity { 529 OpalHMI_SEV_NO_ERROR = 0, 530 OpalHMI_SEV_WARNING = 1, 531 OpalHMI_SEV_ERROR_SYNC = 2, 532 OpalHMI_SEV_FATAL = 3, 533 }; 534 535 enum OpalHMI_Disposition { 536 OpalHMI_DISPOSITION_RECOVERED = 0, 537 OpalHMI_DISPOSITION_NOT_RECOVERED = 1, 538 }; 539 540 enum OpalHMI_ErrType { 541 OpalHMI_ERROR_MALFUNC_ALERT = 0, 542 OpalHMI_ERROR_PROC_RECOV_DONE, 543 OpalHMI_ERROR_PROC_RECOV_DONE_AGAIN, 544 OpalHMI_ERROR_PROC_RECOV_MASKED, 545 OpalHMI_ERROR_TFAC, 546 OpalHMI_ERROR_TFMR_PARITY, 547 OpalHMI_ERROR_HA_OVERFLOW_WARN, 548 OpalHMI_ERROR_XSCOM_FAIL, 549 OpalHMI_ERROR_XSCOM_DONE, 550 OpalHMI_ERROR_SCOM_FIR, 551 OpalHMI_ERROR_DEBUG_TRIG_FIR, 552 OpalHMI_ERROR_HYP_RESOURCE, 553 OpalHMI_ERROR_CAPP_RECOVERY, 554 }; 555 556 enum OpalHMI_XstopType { 557 CHECKSTOP_TYPE_UNKNOWN = 0, 558 CHECKSTOP_TYPE_CORE = 1, 559 CHECKSTOP_TYPE_NX = 2, 560 }; 561 562 enum OpalHMI_CoreXstopReason { 563 CORE_CHECKSTOP_IFU_REGFILE = 0x00000001, 564 CORE_CHECKSTOP_IFU_LOGIC = 0x00000002, 565 CORE_CHECKSTOP_PC_DURING_RECOV = 0x00000004, 566 CORE_CHECKSTOP_ISU_REGFILE = 0x00000008, 567 CORE_CHECKSTOP_ISU_LOGIC = 0x00000010, 568 CORE_CHECKSTOP_FXU_LOGIC = 0x00000020, 569 CORE_CHECKSTOP_VSU_LOGIC = 0x00000040, 570 CORE_CHECKSTOP_PC_RECOV_IN_MAINT_MODE = 0x00000080, 571 CORE_CHECKSTOP_LSU_REGFILE = 0x00000100, 572 CORE_CHECKSTOP_PC_FWD_PROGRESS = 0x00000200, 573 CORE_CHECKSTOP_LSU_LOGIC = 0x00000400, 574 CORE_CHECKSTOP_PC_LOGIC = 0x00000800, 575 CORE_CHECKSTOP_PC_HYP_RESOURCE = 0x00001000, 576 CORE_CHECKSTOP_PC_HANG_RECOV_FAILED = 0x00002000, 577 CORE_CHECKSTOP_PC_AMBI_HANG_DETECTED = 0x00004000, 578 CORE_CHECKSTOP_PC_DEBUG_TRIG_ERR_INJ = 0x00008000, 579 CORE_CHECKSTOP_PC_SPRD_HYP_ERR_INJ = 0x00010000, 580 }; 581 582 enum OpalHMI_NestAccelXstopReason { 583 NX_CHECKSTOP_SHM_INVAL_STATE_ERR = 0x00000001, 584 NX_CHECKSTOP_DMA_INVAL_STATE_ERR_1 = 0x00000002, 585 NX_CHECKSTOP_DMA_INVAL_STATE_ERR_2 = 0x00000004, 586 NX_CHECKSTOP_DMA_CH0_INVAL_STATE_ERR = 0x00000008, 587 NX_CHECKSTOP_DMA_CH1_INVAL_STATE_ERR = 0x00000010, 588 NX_CHECKSTOP_DMA_CH2_INVAL_STATE_ERR = 0x00000020, 589 NX_CHECKSTOP_DMA_CH3_INVAL_STATE_ERR = 0x00000040, 590 NX_CHECKSTOP_DMA_CH4_INVAL_STATE_ERR = 0x00000080, 591 NX_CHECKSTOP_DMA_CH5_INVAL_STATE_ERR = 0x00000100, 592 NX_CHECKSTOP_DMA_CH6_INVAL_STATE_ERR = 0x00000200, 593 NX_CHECKSTOP_DMA_CH7_INVAL_STATE_ERR = 0x00000400, 594 NX_CHECKSTOP_DMA_CRB_UE = 0x00000800, 595 NX_CHECKSTOP_DMA_CRB_SUE = 0x00001000, 596 NX_CHECKSTOP_PBI_ISN_UE = 0x00002000, 597 }; 598 599 struct OpalHMIEvent { 600 uint8_t version; /* 0x00 */ 601 uint8_t severity; /* 0x01 */ 602 uint8_t type; /* 0x02 */ 603 uint8_t disposition; /* 0x03 */ 604 uint8_t reserved_1[4]; /* 0x04 */ 605 606 __be64 hmer; 607 /* TFMR register. Valid only for TFAC and TFMR_PARITY error type. */ 608 __be64 tfmr; 609 610 /* version 2 and later */ 611 union { 612 /* 613 * checkstop info (Core/NX). 614 * Valid for OpalHMI_ERROR_MALFUNC_ALERT. 615 */ 616 struct { 617 uint8_t xstop_type; /* enum OpalHMI_XstopType */ 618 uint8_t reserved_1[3]; 619 __be32 xstop_reason; 620 union { 621 __be32 pir; /* for CHECKSTOP_TYPE_CORE */ 622 __be32 chip_id; /* for CHECKSTOP_TYPE_NX */ 623 } u; 624 } xstop_error; 625 } u; 626 }; 627 628 enum { 629 OPAL_P7IOC_DIAG_TYPE_NONE = 0, 630 OPAL_P7IOC_DIAG_TYPE_RGC = 1, 631 OPAL_P7IOC_DIAG_TYPE_BI = 2, 632 OPAL_P7IOC_DIAG_TYPE_CI = 3, 633 OPAL_P7IOC_DIAG_TYPE_MISC = 4, 634 OPAL_P7IOC_DIAG_TYPE_I2C = 5, 635 OPAL_P7IOC_DIAG_TYPE_LAST = 6 636 }; 637 638 struct OpalIoP7IOCErrorData { 639 __be16 type; 640 641 /* GEM */ 642 __be64 gemXfir; 643 __be64 gemRfir; 644 __be64 gemRirqfir; 645 __be64 gemMask; 646 __be64 gemRwof; 647 648 /* LEM */ 649 __be64 lemFir; 650 __be64 lemErrMask; 651 __be64 lemAction0; 652 __be64 lemAction1; 653 __be64 lemWof; 654 655 union { 656 struct OpalIoP7IOCRgcErrorData { 657 __be64 rgcStatus; /* 3E1C10 */ 658 __be64 rgcLdcp; /* 3E1C18 */ 659 }rgc; 660 struct OpalIoP7IOCBiErrorData { 661 __be64 biLdcp0; /* 3C0100, 3C0118 */ 662 __be64 biLdcp1; /* 3C0108, 3C0120 */ 663 __be64 biLdcp2; /* 3C0110, 3C0128 */ 664 __be64 biFenceStatus; /* 3C0130, 3C0130 */ 665 666 uint8_t biDownbound; /* BI Downbound or Upbound */ 667 }bi; 668 struct OpalIoP7IOCCiErrorData { 669 __be64 ciPortStatus; /* 3Dn008 */ 670 __be64 ciPortLdcp; /* 3Dn010 */ 671 672 uint8_t ciPort; /* Index of CI port: 0/1 */ 673 }ci; 674 }; 675 }; 676 677 /** 678 * This structure defines the overlay which will be used to store PHB error 679 * data upon request. 680 */ 681 enum { 682 OPAL_PHB_ERROR_DATA_VERSION_1 = 1, 683 }; 684 685 enum { 686 OPAL_PHB_ERROR_DATA_TYPE_P7IOC = 1, 687 OPAL_PHB_ERROR_DATA_TYPE_PHB3 = 2, 688 OPAL_PHB_ERROR_DATA_TYPE_PHB4 = 3 689 }; 690 691 enum { 692 OPAL_P7IOC_NUM_PEST_REGS = 128, 693 OPAL_PHB3_NUM_PEST_REGS = 256, 694 OPAL_PHB4_NUM_PEST_REGS = 512 695 }; 696 697 struct OpalIoPhbErrorCommon { 698 __be32 version; 699 __be32 ioType; 700 __be32 len; 701 }; 702 703 struct OpalIoP7IOCPhbErrorData { 704 struct OpalIoPhbErrorCommon common; 705 706 __be32 brdgCtl; 707 708 // P7IOC utl regs 709 __be32 portStatusReg; 710 __be32 rootCmplxStatus; 711 __be32 busAgentStatus; 712 713 // P7IOC cfg regs 714 __be32 deviceStatus; 715 __be32 slotStatus; 716 __be32 linkStatus; 717 __be32 devCmdStatus; 718 __be32 devSecStatus; 719 720 // cfg AER regs 721 __be32 rootErrorStatus; 722 __be32 uncorrErrorStatus; 723 __be32 corrErrorStatus; 724 __be32 tlpHdr1; 725 __be32 tlpHdr2; 726 __be32 tlpHdr3; 727 __be32 tlpHdr4; 728 __be32 sourceId; 729 730 __be32 rsv3; 731 732 // Record data about the call to allocate a buffer. 733 __be64 errorClass; 734 __be64 correlator; 735 736 //P7IOC MMIO Error Regs 737 __be64 p7iocPlssr; // n120 738 __be64 p7iocCsr; // n110 739 __be64 lemFir; // nC00 740 __be64 lemErrorMask; // nC18 741 __be64 lemWOF; // nC40 742 __be64 phbErrorStatus; // nC80 743 __be64 phbFirstErrorStatus; // nC88 744 __be64 phbErrorLog0; // nCC0 745 __be64 phbErrorLog1; // nCC8 746 __be64 mmioErrorStatus; // nD00 747 __be64 mmioFirstErrorStatus; // nD08 748 __be64 mmioErrorLog0; // nD40 749 __be64 mmioErrorLog1; // nD48 750 __be64 dma0ErrorStatus; // nD80 751 __be64 dma0FirstErrorStatus; // nD88 752 __be64 dma0ErrorLog0; // nDC0 753 __be64 dma0ErrorLog1; // nDC8 754 __be64 dma1ErrorStatus; // nE00 755 __be64 dma1FirstErrorStatus; // nE08 756 __be64 dma1ErrorLog0; // nE40 757 __be64 dma1ErrorLog1; // nE48 758 __be64 pestA[OPAL_P7IOC_NUM_PEST_REGS]; 759 __be64 pestB[OPAL_P7IOC_NUM_PEST_REGS]; 760 }; 761 762 struct OpalIoPhb3ErrorData { 763 struct OpalIoPhbErrorCommon common; 764 765 __be32 brdgCtl; 766 767 /* PHB3 UTL regs */ 768 __be32 portStatusReg; 769 __be32 rootCmplxStatus; 770 __be32 busAgentStatus; 771 772 /* PHB3 cfg regs */ 773 __be32 deviceStatus; 774 __be32 slotStatus; 775 __be32 linkStatus; 776 __be32 devCmdStatus; 777 __be32 devSecStatus; 778 779 /* cfg AER regs */ 780 __be32 rootErrorStatus; 781 __be32 uncorrErrorStatus; 782 __be32 corrErrorStatus; 783 __be32 tlpHdr1; 784 __be32 tlpHdr2; 785 __be32 tlpHdr3; 786 __be32 tlpHdr4; 787 __be32 sourceId; 788 789 __be32 rsv3; 790 791 /* Record data about the call to allocate a buffer */ 792 __be64 errorClass; 793 __be64 correlator; 794 795 /* PHB3 MMIO Error Regs */ 796 __be64 nFir; /* 000 */ 797 __be64 nFirMask; /* 003 */ 798 __be64 nFirWOF; /* 008 */ 799 __be64 phbPlssr; /* 120 */ 800 __be64 phbCsr; /* 110 */ 801 __be64 lemFir; /* C00 */ 802 __be64 lemErrorMask; /* C18 */ 803 __be64 lemWOF; /* C40 */ 804 __be64 phbErrorStatus; /* C80 */ 805 __be64 phbFirstErrorStatus; /* C88 */ 806 __be64 phbErrorLog0; /* CC0 */ 807 __be64 phbErrorLog1; /* CC8 */ 808 __be64 mmioErrorStatus; /* D00 */ 809 __be64 mmioFirstErrorStatus; /* D08 */ 810 __be64 mmioErrorLog0; /* D40 */ 811 __be64 mmioErrorLog1; /* D48 */ 812 __be64 dma0ErrorStatus; /* D80 */ 813 __be64 dma0FirstErrorStatus; /* D88 */ 814 __be64 dma0ErrorLog0; /* DC0 */ 815 __be64 dma0ErrorLog1; /* DC8 */ 816 __be64 dma1ErrorStatus; /* E00 */ 817 __be64 dma1FirstErrorStatus; /* E08 */ 818 __be64 dma1ErrorLog0; /* E40 */ 819 __be64 dma1ErrorLog1; /* E48 */ 820 __be64 pestA[OPAL_PHB3_NUM_PEST_REGS]; 821 __be64 pestB[OPAL_PHB3_NUM_PEST_REGS]; 822 }; 823 824 struct OpalIoPhb4ErrorData { 825 struct OpalIoPhbErrorCommon common; 826 827 __be32 brdgCtl; 828 829 /* PHB4 cfg regs */ 830 __be32 deviceStatus; 831 __be32 slotStatus; 832 __be32 linkStatus; 833 __be32 devCmdStatus; 834 __be32 devSecStatus; 835 836 /* cfg AER regs */ 837 __be32 rootErrorStatus; 838 __be32 uncorrErrorStatus; 839 __be32 corrErrorStatus; 840 __be32 tlpHdr1; 841 __be32 tlpHdr2; 842 __be32 tlpHdr3; 843 __be32 tlpHdr4; 844 __be32 sourceId; 845 846 /* PHB4 ETU Error Regs */ 847 __be64 nFir; /* 000 */ 848 __be64 nFirMask; /* 003 */ 849 __be64 nFirWOF; /* 008 */ 850 __be64 phbPlssr; /* 120 */ 851 __be64 phbCsr; /* 110 */ 852 __be64 lemFir; /* C00 */ 853 __be64 lemErrorMask; /* C18 */ 854 __be64 lemWOF; /* C40 */ 855 __be64 phbErrorStatus; /* C80 */ 856 __be64 phbFirstErrorStatus; /* C88 */ 857 __be64 phbErrorLog0; /* CC0 */ 858 __be64 phbErrorLog1; /* CC8 */ 859 __be64 phbTxeErrorStatus; /* D00 */ 860 __be64 phbTxeFirstErrorStatus; /* D08 */ 861 __be64 phbTxeErrorLog0; /* D40 */ 862 __be64 phbTxeErrorLog1; /* D48 */ 863 __be64 phbRxeArbErrorStatus; /* D80 */ 864 __be64 phbRxeArbFirstErrorStatus; /* D88 */ 865 __be64 phbRxeArbErrorLog0; /* DC0 */ 866 __be64 phbRxeArbErrorLog1; /* DC8 */ 867 __be64 phbRxeMrgErrorStatus; /* E00 */ 868 __be64 phbRxeMrgFirstErrorStatus; /* E08 */ 869 __be64 phbRxeMrgErrorLog0; /* E40 */ 870 __be64 phbRxeMrgErrorLog1; /* E48 */ 871 __be64 phbRxeTceErrorStatus; /* E80 */ 872 __be64 phbRxeTceFirstErrorStatus; /* E88 */ 873 __be64 phbRxeTceErrorLog0; /* EC0 */ 874 __be64 phbRxeTceErrorLog1; /* EC8 */ 875 876 /* PHB4 REGB Error Regs */ 877 __be64 phbPblErrorStatus; /* 1900 */ 878 __be64 phbPblFirstErrorStatus; /* 1908 */ 879 __be64 phbPblErrorLog0; /* 1940 */ 880 __be64 phbPblErrorLog1; /* 1948 */ 881 __be64 phbPcieDlpErrorLog1; /* 1AA0 */ 882 __be64 phbPcieDlpErrorLog2; /* 1AA8 */ 883 __be64 phbPcieDlpErrorStatus; /* 1AB0 */ 884 __be64 phbRegbErrorStatus; /* 1C00 */ 885 __be64 phbRegbFirstErrorStatus; /* 1C08 */ 886 __be64 phbRegbErrorLog0; /* 1C40 */ 887 __be64 phbRegbErrorLog1; /* 1C48 */ 888 889 __be64 pestA[OPAL_PHB4_NUM_PEST_REGS]; 890 __be64 pestB[OPAL_PHB4_NUM_PEST_REGS]; 891 }; 892 893 enum { 894 OPAL_REINIT_CPUS_HILE_BE = (1 << 0), 895 OPAL_REINIT_CPUS_HILE_LE = (1 << 1), 896 897 /* These two define the base MMU mode of the host on P9 898 * 899 * On P9 Nimbus DD2.0 and Cumlus (and later), KVM can still 900 * create hash guests in "radix" mode with care (full core 901 * switch only). 902 */ 903 OPAL_REINIT_CPUS_MMU_HASH = (1 << 2), 904 OPAL_REINIT_CPUS_MMU_RADIX = (1 << 3), 905 906 OPAL_REINIT_CPUS_TM_SUSPEND_DISABLED = (1 << 4), 907 }; 908 909 typedef struct oppanel_line { 910 __be64 line; 911 __be64 line_len; 912 } oppanel_line_t; 913 914 enum opal_prd_msg_type { 915 OPAL_PRD_MSG_TYPE_INIT = 0, /* HBRT --> OPAL */ 916 OPAL_PRD_MSG_TYPE_FINI, /* HBRT/kernel --> OPAL */ 917 OPAL_PRD_MSG_TYPE_ATTN, /* HBRT <-- OPAL */ 918 OPAL_PRD_MSG_TYPE_ATTN_ACK, /* HBRT --> OPAL */ 919 OPAL_PRD_MSG_TYPE_OCC_ERROR, /* HBRT <-- OPAL */ 920 OPAL_PRD_MSG_TYPE_OCC_RESET, /* HBRT <-- OPAL */ 921 }; 922 923 struct opal_prd_msg_header { 924 uint8_t type; 925 uint8_t pad[1]; 926 __be16 size; 927 }; 928 929 struct opal_prd_msg; 930 931 #define OCC_RESET 0 932 #define OCC_LOAD 1 933 #define OCC_THROTTLE 2 934 #define OCC_MAX_THROTTLE_STATUS 5 935 936 struct opal_occ_msg { 937 __be64 type; 938 __be64 chip; 939 __be64 throttle_status; 940 }; 941 942 /* 943 * SG entries 944 * 945 * WARNING: The current implementation requires each entry 946 * to represent a block that is 4k aligned *and* each block 947 * size except the last one in the list to be as well. 948 */ 949 struct opal_sg_entry { 950 __be64 data; 951 __be64 length; 952 }; 953 954 /* 955 * Candidate image SG list. 956 * 957 * length = VER | length 958 */ 959 struct opal_sg_list { 960 __be64 length; 961 __be64 next; 962 struct opal_sg_entry entry[]; 963 }; 964 965 /* 966 * Dump region ID range usable by the OS 967 */ 968 #define OPAL_DUMP_REGION_HOST_START 0x80 969 #define OPAL_DUMP_REGION_LOG_BUF 0x80 970 #define OPAL_DUMP_REGION_HOST_END 0xFF 971 972 /* CAPI modes for PHB */ 973 enum { 974 OPAL_PHB_CAPI_MODE_PCIE = 0, 975 OPAL_PHB_CAPI_MODE_CAPI = 1, 976 OPAL_PHB_CAPI_MODE_SNOOP_OFF = 2, 977 OPAL_PHB_CAPI_MODE_SNOOP_ON = 3, 978 OPAL_PHB_CAPI_MODE_DMA = 4, 979 OPAL_PHB_CAPI_MODE_DMA_TVT1 = 5, 980 }; 981 982 /* OPAL I2C request */ 983 struct opal_i2c_request { 984 uint8_t type; 985 #define OPAL_I2C_RAW_READ 0 986 #define OPAL_I2C_RAW_WRITE 1 987 #define OPAL_I2C_SM_READ 2 988 #define OPAL_I2C_SM_WRITE 3 989 uint8_t flags; 990 #define OPAL_I2C_ADDR_10 0x01 /* Not supported yet */ 991 uint8_t subaddr_sz; /* Max 4 */ 992 uint8_t reserved; 993 __be16 addr; /* 7 or 10 bit address */ 994 __be16 reserved2; 995 __be32 subaddr; /* Sub-address if any */ 996 __be32 size; /* Data size */ 997 __be64 buffer_ra; /* Buffer real address */ 998 }; 999 1000 /* 1001 * EPOW status sharing (OPAL and the host) 1002 * 1003 * The host will pass on OPAL, a buffer of length OPAL_SYSEPOW_MAX 1004 * with individual elements being 16 bits wide to fetch the system 1005 * wide EPOW status. Each element in the buffer will contain the 1006 * EPOW status in it's bit representation for a particular EPOW sub 1007 * class as defined here. So multiple detailed EPOW status bits 1008 * specific for any sub class can be represented in a single buffer 1009 * element as it's bit representation. 1010 */ 1011 1012 /* System EPOW type */ 1013 enum OpalSysEpow { 1014 OPAL_SYSEPOW_POWER = 0, /* Power EPOW */ 1015 OPAL_SYSEPOW_TEMP = 1, /* Temperature EPOW */ 1016 OPAL_SYSEPOW_COOLING = 2, /* Cooling EPOW */ 1017 OPAL_SYSEPOW_MAX = 3, /* Max EPOW categories */ 1018 }; 1019 1020 /* Power EPOW */ 1021 enum OpalSysPower { 1022 OPAL_SYSPOWER_UPS = 0x0001, /* System on UPS power */ 1023 OPAL_SYSPOWER_CHNG = 0x0002, /* System power config change */ 1024 OPAL_SYSPOWER_FAIL = 0x0004, /* System impending power failure */ 1025 OPAL_SYSPOWER_INCL = 0x0008, /* System incomplete power */ 1026 }; 1027 1028 /* Temperature EPOW */ 1029 enum OpalSysTemp { 1030 OPAL_SYSTEMP_AMB = 0x0001, /* System over ambient temperature */ 1031 OPAL_SYSTEMP_INT = 0x0002, /* System over internal temperature */ 1032 OPAL_SYSTEMP_HMD = 0x0004, /* System over ambient humidity */ 1033 }; 1034 1035 /* Cooling EPOW */ 1036 enum OpalSysCooling { 1037 OPAL_SYSCOOL_INSF = 0x0001, /* System insufficient cooling */ 1038 }; 1039 1040 /* Argument to OPAL_CEC_REBOOT2() */ 1041 enum { 1042 OPAL_REBOOT_NORMAL = 0, 1043 OPAL_REBOOT_PLATFORM_ERROR = 1, 1044 }; 1045 1046 /* Argument to OPAL_PCI_TCE_KILL */ 1047 enum { 1048 OPAL_PCI_TCE_KILL_PAGES, 1049 OPAL_PCI_TCE_KILL_PE, 1050 OPAL_PCI_TCE_KILL_ALL, 1051 }; 1052 1053 /* The xive operation mode indicates the active "API" and 1054 * corresponds to the "mode" parameter of the opal_xive_reset() 1055 * call 1056 */ 1057 enum { 1058 OPAL_XIVE_MODE_EMU = 0, 1059 OPAL_XIVE_MODE_EXPL = 1, 1060 }; 1061 1062 /* Flags for OPAL_XIVE_GET_IRQ_INFO */ 1063 enum { 1064 OPAL_XIVE_IRQ_TRIGGER_PAGE = 0x00000001, 1065 OPAL_XIVE_IRQ_STORE_EOI = 0x00000002, 1066 OPAL_XIVE_IRQ_LSI = 0x00000004, 1067 OPAL_XIVE_IRQ_SHIFT_BUG = 0x00000008, 1068 OPAL_XIVE_IRQ_MASK_VIA_FW = 0x00000010, 1069 OPAL_XIVE_IRQ_EOI_VIA_FW = 0x00000020, 1070 }; 1071 1072 /* Flags for OPAL_XIVE_GET/SET_QUEUE_INFO */ 1073 enum { 1074 OPAL_XIVE_EQ_ENABLED = 0x00000001, 1075 OPAL_XIVE_EQ_ALWAYS_NOTIFY = 0x00000002, 1076 OPAL_XIVE_EQ_ESCALATE = 0x00000004, 1077 }; 1078 1079 /* Flags for OPAL_XIVE_GET/SET_VP_INFO */ 1080 enum { 1081 OPAL_XIVE_VP_ENABLED = 0x00000001, 1082 OPAL_XIVE_VP_SINGLE_ESCALATION = 0x00000002, 1083 }; 1084 1085 /* "Any chip" replacement for chip ID for allocation functions */ 1086 enum { 1087 OPAL_XIVE_ANY_CHIP = 0xffffffff, 1088 }; 1089 1090 /* Xive sync options */ 1091 enum { 1092 /* This bits are cumulative, arg is a girq */ 1093 XIVE_SYNC_EAS = 0x00000001, /* Sync irq source */ 1094 XIVE_SYNC_QUEUE = 0x00000002, /* Sync irq target */ 1095 }; 1096 1097 /* Dump options */ 1098 enum { 1099 XIVE_DUMP_TM_HYP = 0, 1100 XIVE_DUMP_TM_POOL = 1, 1101 XIVE_DUMP_TM_OS = 2, 1102 XIVE_DUMP_TM_USER = 3, 1103 XIVE_DUMP_VP = 4, 1104 XIVE_DUMP_EMU_STATE = 5, 1105 }; 1106 1107 /* "type" argument options for OPAL_IMC_COUNTERS_* calls */ 1108 enum { 1109 OPAL_IMC_COUNTERS_NEST = 1, 1110 OPAL_IMC_COUNTERS_CORE = 2, 1111 }; 1112 1113 1114 /* PCI p2p descriptor */ 1115 #define OPAL_PCI_P2P_ENABLE 0x1 1116 #define OPAL_PCI_P2P_LOAD 0x2 1117 #define OPAL_PCI_P2P_STORE 0x4 1118 1119 #endif /* __ASSEMBLY__ */ 1120 1121 #endif /* __OPAL_API_H */ 1122