xref: /linux/arch/mips/ralink/Kconfig (revision 7a26b384c44cfa9ea65799dc375619c96608ecad)
1b2441318SGreg Kroah-Hartman# SPDX-License-Identifier: GPL-2.0
2ae2b5bb6SJohn Crispinif RALINK
3ae2b5bb6SJohn Crispin
41f2acc5aSJohn Crispinconfig CLKEVT_RT3352
51f2acc5aSJohn Crispin	bool
61f2acc5aSJohn Crispin	depends on SOC_RT305X || SOC_MT7620
71f2acc5aSJohn Crispin	default y
8bb0eb050SDaniel Lezcano	select TIMER_OF
91f2acc5aSJohn Crispin	select CLKSRC_MMIO
101f2acc5aSJohn Crispin
11a7b7aad3SJohn Crispinconfig RALINK_ILL_ACC
12a7b7aad3SJohn Crispin	bool
13a7b7aad3SJohn Crispin	depends on SOC_RT305X
14a7b7aad3SJohn Crispin	default y
15a7b7aad3SJohn Crispin
162761f83cSJohn Crispinconfig IRQ_INTC
172761f83cSJohn Crispin	bool
182761f83cSJohn Crispin	default y
191df7addbSJohn Crispin	depends on !SOC_MT7621
202761f83cSJohn Crispin
21ae2b5bb6SJohn Crispinchoice
22ae2b5bb6SJohn Crispin	prompt "Ralink SoC selection"
23ae2b5bb6SJohn Crispin	default SOC_RT305X
24ae2b5bb6SJohn Crispin	help
25ae2b5bb6SJohn Crispin	  Select Ralink MIPS SoC type.
26ae2b5bb6SJohn Crispin
2780fb55a9SJohn Crispin	config SOC_RT288X
2880fb55a9SJohn Crispin		bool "RT288x"
297f028bffSIlya Lipnitskiy		select MIPS_AUTO_PFN_OFFSET
30930beb5aSFlorian Fainelli		select MIPS_L1_CACHE_SHIFT_4
31eb01d42aSChristoph Hellwig		select HAVE_PCI
32*7a26b384SSergio Paracuellos		select SOC_BUS
3380fb55a9SJohn Crispin
34ae2b5bb6SJohn Crispin	config SOC_RT305X
35ae2b5bb6SJohn Crispin		bool "RT305x"
36bf27860fSSergio Paracuellos		select SOC_BUS
37ae2b5bb6SJohn Crispin
38293840b9SJohn Crispin	config SOC_RT3883
39293840b9SJohn Crispin		bool "RT3883"
40eb01d42aSChristoph Hellwig		select HAVE_PCI
412165248fSSergio Paracuellos		select SOC_BUS
42293840b9SJohn Crispin
43594bde68SJohn Crispin	config SOC_MT7620
4453263a1cSJohn Crispin		bool "MT7620/8"
450b153944SStefan Roese		select CPU_MIPSR2_IRQ_VI
46eb01d42aSChristoph Hellwig		select HAVE_PCI
47594bde68SJohn Crispin
481df7addbSJohn Crispin	config SOC_MT7621
491df7addbSJohn Crispin		bool "MT7621"
501df7addbSJohn Crispin		select MIPS_CPU_SCACHE
511df7addbSJohn Crispin		select SYS_SUPPORTS_MULTITHREADING
521df7addbSJohn Crispin		select SYS_SUPPORTS_SMP
531df7addbSJohn Crispin		select SYS_SUPPORTS_MIPS_CPS
5407724712SJohn Crispin		select SYS_SUPPORTS_HIGHMEM
551df7addbSJohn Crispin		select MIPS_GIC
561df7addbSJohn Crispin		select CLKSRC_MIPS_GIC
572bdd5238SSergio Paracuellos		select HAVE_PCI
582bdd5238SSergio Paracuellos		select PCI_DRIVERS_GENERIC
59f75410a4SThomas Bogendoerfer		select SOC_BUS
6027fd8272SArınç ÜNAL		select PINCTRL
617a6ee0bbSArınç ÜNAL
627a6ee0bbSArınç ÜNAL		help
63e8254a8eSArınç ÜNAL		  The MT7621 system-on-a-chip includes an 880 MHz MIPS1004Kc
64e8254a8eSArınç ÜNAL		  dual-core CPU, a 5-port 10/100/1000 switch/PHY and one RGMII.
65ae2b5bb6SJohn Crispinendchoice
66ae2b5bb6SJohn Crispin
67ae2b5bb6SJohn Crispinchoice
68ae2b5bb6SJohn Crispin	prompt "Devicetree selection"
697a6ee0bbSArınç ÜNAL	depends on !SOC_MT7621
70ae2b5bb6SJohn Crispin	default DTB_RT_NONE
71ae2b5bb6SJohn Crispin	help
72ae2b5bb6SJohn Crispin	  Select the devicetree.
73ae2b5bb6SJohn Crispin
74ae2b5bb6SJohn Crispin	config DTB_RT_NONE
75ae2b5bb6SJohn Crispin		bool "None"
76ae2b5bb6SJohn Crispin
77d99e19c7SJohn Crispin	config DTB_RT2880_EVAL
78d99e19c7SJohn Crispin		bool "RT2880 eval kit"
79d99e19c7SJohn Crispin		depends on SOC_RT288X
80011eeeceSAndrew Bresticker		select BUILTIN_DTB
81d99e19c7SJohn Crispin
82ae2b5bb6SJohn Crispin	config DTB_RT305X_EVAL
83ae2b5bb6SJohn Crispin		bool "RT305x eval kit"
84ae2b5bb6SJohn Crispin		depends on SOC_RT305X
85011eeeceSAndrew Bresticker		select BUILTIN_DTB
86ae2b5bb6SJohn Crispin
876fbfe90eSJohn Crispin	config DTB_RT3883_EVAL
886fbfe90eSJohn Crispin		bool "RT3883 eval kit"
896fbfe90eSJohn Crispin		depends on SOC_RT3883
90011eeeceSAndrew Bresticker		select BUILTIN_DTB
916fbfe90eSJohn Crispin
929d50094dSJohn Crispin	config DTB_MT7620A_EVAL
939d50094dSJohn Crispin		bool "MT7620A eval kit"
949d50094dSJohn Crispin		depends on SOC_MT7620
95011eeeceSAndrew Bresticker		select BUILTIN_DTB
969d50094dSJohn Crispin
97323ac96dSHarvey Hunt	config DTB_OMEGA2P
98323ac96dSHarvey Hunt		bool "Onion Omega2+"
99323ac96dSHarvey Hunt		depends on SOC_MT7620
100323ac96dSHarvey Hunt		select BUILTIN_DTB
101323ac96dSHarvey Hunt
102d48faef7SHarvey Hunt	config DTB_VOCORE2
103d48faef7SHarvey Hunt		bool "VoCore2"
104d48faef7SHarvey Hunt		depends on SOC_MT7620
105d48faef7SHarvey Hunt		select BUILTIN_DTB
106d48faef7SHarvey Hunt
107ae2b5bb6SJohn Crispinendchoice
108ae2b5bb6SJohn Crispin
109ae2b5bb6SJohn Crispinendif
110