xref: /linux/arch/microblaze/Kconfig.platform (revision c24cf712ac53ae8a7bedceb1c967da1667431d8e)
1*c24cf712SMichal Simek# For a description of the syntax of this configuration file,
2*c24cf712SMichal Simek# see Documentation/kbuild/kconfig-language.txt.
3*c24cf712SMichal Simek#
4*c24cf712SMichal Simek# Platform selection Kconfig menu for MicroBlaze targets
5*c24cf712SMichal Simek#
6*c24cf712SMichal Simek
7*c24cf712SMichal Simekmenu "Platform options"
8*c24cf712SMichal Simek
9*c24cf712SMichal Simekconfig OPT_LIB_FUNCTION
10*c24cf712SMichal Simek	bool "Optimalized lib function"
11*c24cf712SMichal Simek	default y
12*c24cf712SMichal Simek	help
13*c24cf712SMichal Simek	  Allows turn on optimalized library function (memcpy and memmove).
14*c24cf712SMichal Simek	  They are optimized by using word alignment. This will work
15*c24cf712SMichal Simek	  fine if both source and destination are aligned on the same
16*c24cf712SMichal Simek	  boundary. However, if they are aligned on different boundaries
17*c24cf712SMichal Simek	  shifts will be necessary. This might result in bad performance
18*c24cf712SMichal Simek	  on MicroBlaze systems without a barrel shifter.
19*c24cf712SMichal Simek
20*c24cf712SMichal Simekconfig OPT_LIB_ASM
21*c24cf712SMichal Simek	bool "Optimalized lib function ASM"
22*c24cf712SMichal Simek	depends on OPT_LIB_FUNCTION && (XILINX_MICROBLAZE0_USE_BARREL = 1)
23*c24cf712SMichal Simek	default n
24*c24cf712SMichal Simek	help
25*c24cf712SMichal Simek	  Allows turn on optimalized library function (memcpy and memmove).
26*c24cf712SMichal Simek	  Function are written in asm code.
27*c24cf712SMichal Simek
28*c24cf712SMichal Simek# Definitions for MICROBLAZE0
29*c24cf712SMichal Simekcomment "Definitions for MICROBLAZE0"
30*c24cf712SMichal Simek
31*c24cf712SMichal Simekconfig KERNEL_BASE_ADDR
32*c24cf712SMichal Simek	hex "Physical address where Linux Kernel is"
33*c24cf712SMichal Simek	default "0x90000000"
34*c24cf712SMichal Simek	help
35*c24cf712SMichal Simek	  BASE Address for kernel
36*c24cf712SMichal Simek
37*c24cf712SMichal Simekconfig XILINX_MICROBLAZE0_FAMILY
38*c24cf712SMichal Simek	string "Targeted FPGA family"
39*c24cf712SMichal Simek	default "virtex5"
40*c24cf712SMichal Simek
41*c24cf712SMichal Simekconfig XILINX_MICROBLAZE0_USE_MSR_INSTR
42*c24cf712SMichal Simek	int "USE_MSR_INSTR range (0:1)"
43*c24cf712SMichal Simek	default 0
44*c24cf712SMichal Simek
45*c24cf712SMichal Simekconfig XILINX_MICROBLAZE0_USE_PCMP_INSTR
46*c24cf712SMichal Simek	int "USE_PCMP_INSTR range (0:1)"
47*c24cf712SMichal Simek	default 0
48*c24cf712SMichal Simek
49*c24cf712SMichal Simekconfig XILINX_MICROBLAZE0_USE_BARREL
50*c24cf712SMichal Simek	int "USE_BARREL range (0:1)"
51*c24cf712SMichal Simek	default 0
52*c24cf712SMichal Simek
53*c24cf712SMichal Simekconfig XILINX_MICROBLAZE0_USE_DIV
54*c24cf712SMichal Simek	int "USE_DIV range (0:1)"
55*c24cf712SMichal Simek	default 0
56*c24cf712SMichal Simek
57*c24cf712SMichal Simekconfig XILINX_MICROBLAZE0_USE_HW_MUL
58*c24cf712SMichal Simek	int "USE_HW_MUL values (0=NONE, 1=MUL32, 2=MUL64)"
59*c24cf712SMichal Simek	default 0
60*c24cf712SMichal Simek
61*c24cf712SMichal Simekconfig XILINX_MICROBLAZE0_USE_FPU
62*c24cf712SMichal Simek	int "USE_FPU values (0=NONE, 1=BASIC, 2=EXTENDED)"
63*c24cf712SMichal Simek	default 0
64*c24cf712SMichal Simek
65*c24cf712SMichal Simekconfig XILINX_MICROBLAZE0_HW_VER
66*c24cf712SMichal Simek	string "Core version number"
67*c24cf712SMichal Simek	default 7.10.d
68*c24cf712SMichal Simek
69*c24cf712SMichal Simekendmenu
70