1// SPDX-License-Identifier: GPL-2.0-only OR MIT 2/* 3 * Copyright (C) 2021-2024 Texas Instruments Incorporated - https://www.ti.com/ 4 * 5 * Common Processor Board: https://www.ti.com/tool/J721EXCPXEVM 6 */ 7 8/dts-v1/; 9 10#include "k3-j721s2-som-p0.dtsi" 11#include <dt-bindings/net/ti-dp83867.h> 12#include <dt-bindings/phy/phy-cadence.h> 13#include <dt-bindings/phy/phy.h> 14 15#include "k3-serdes.h" 16 17/ { 18 compatible = "ti,j721s2-evm", "ti,j721s2"; 19 model = "Texas Instruments J721S2 EVM"; 20 21 chosen { 22 stdout-path = "serial2:115200n8"; 23 }; 24 25 aliases { 26 serial1 = &mcu_uart0; 27 serial2 = &main_uart8; 28 mmc0 = &main_sdhci0; 29 mmc1 = &main_sdhci1; 30 can0 = &main_mcan16; 31 can1 = &mcu_mcan0; 32 can2 = &mcu_mcan1; 33 can3 = &main_mcan3; 34 can4 = &main_mcan5; 35 }; 36 37 evm_12v0: fixedregulator-evm12v0 { 38 /* main supply */ 39 compatible = "regulator-fixed"; 40 regulator-name = "evm_12v0"; 41 regulator-min-microvolt = <12000000>; 42 regulator-max-microvolt = <12000000>; 43 regulator-always-on; 44 regulator-boot-on; 45 }; 46 47 vsys_3v3: fixedregulator-vsys3v3 { 48 /* Output of LM5140 */ 49 compatible = "regulator-fixed"; 50 regulator-name = "vsys_3v3"; 51 regulator-min-microvolt = <3300000>; 52 regulator-max-microvolt = <3300000>; 53 vin-supply = <&evm_12v0>; 54 regulator-always-on; 55 regulator-boot-on; 56 }; 57 58 vsys_5v0: fixedregulator-vsys5v0 { 59 /* Output of LM5140 */ 60 compatible = "regulator-fixed"; 61 regulator-name = "vsys_5v0"; 62 regulator-min-microvolt = <5000000>; 63 regulator-max-microvolt = <5000000>; 64 vin-supply = <&evm_12v0>; 65 regulator-always-on; 66 regulator-boot-on; 67 }; 68 69 vdd_mmc1: fixedregulator-sd { 70 /* Output of TPS22918 */ 71 compatible = "regulator-fixed"; 72 regulator-name = "vdd_mmc1"; 73 regulator-min-microvolt = <3300000>; 74 regulator-max-microvolt = <3300000>; 75 regulator-boot-on; 76 enable-active-high; 77 vin-supply = <&vsys_3v3>; 78 gpio = <&exp2 2 GPIO_ACTIVE_HIGH>; 79 }; 80 81 vdd_sd_dv: gpio-regulator-TLV71033 { 82 /* Output of TLV71033 */ 83 compatible = "regulator-gpio"; 84 regulator-name = "tlv71033"; 85 pinctrl-names = "default"; 86 pinctrl-0 = <&vdd_sd_dv_pins_default>; 87 regulator-min-microvolt = <1800000>; 88 regulator-max-microvolt = <3300000>; 89 regulator-boot-on; 90 vin-supply = <&vsys_5v0>; 91 gpios = <&main_gpio0 8 GPIO_ACTIVE_HIGH>; 92 states = <1800000 0x0>, 93 <3300000 0x1>; 94 }; 95 96 transceiver1: can-phy1 { 97 compatible = "ti,tcan1043"; 98 #phy-cells = <0>; 99 max-bitrate = <5000000>; 100 pinctrl-names = "default"; 101 pinctrl-0 = <&mcu_mcan0_gpio_pins_default>; 102 standby-gpios = <&wkup_gpio0 69 GPIO_ACTIVE_LOW>; 103 enable-gpios = <&wkup_gpio0 0 GPIO_ACTIVE_HIGH>; 104 }; 105 106 transceiver2: can-phy2 { 107 compatible = "ti,tcan1042"; 108 #phy-cells = <0>; 109 max-bitrate = <5000000>; 110 pinctrl-names = "default"; 111 pinctrl-0 = <&mcu_mcan1_gpio_pins_default>; 112 standby-gpios = <&wkup_gpio0 2 GPIO_ACTIVE_HIGH>; 113 }; 114 115 transceiver3: can-phy3 { 116 compatible = "ti,tcan1043"; 117 #phy-cells = <0>; 118 max-bitrate = <5000000>; 119 standby-gpios = <&exp2 7 GPIO_ACTIVE_LOW>; 120 enable-gpios = <&exp2 6 GPIO_ACTIVE_HIGH>; 121 mux-states = <&mux0 1>; 122 }; 123 124 transceiver4: can-phy4 { 125 compatible = "ti,tcan1042"; 126 #phy-cells = <0>; 127 max-bitrate = <5000000>; 128 standby-gpios = <&exp_som 7 GPIO_ACTIVE_HIGH>; 129 mux-states = <&mux1 1>; 130 }; 131}; 132 133&main_pmx0 { 134 main_uart8_pins_default: main-uart8-default-pins { 135 pinctrl-single,pins = < 136 J721S2_IOPAD(0x040, PIN_INPUT, 14) /* (AC28) MCASP0_AXR0.UART8_CTSn */ 137 J721S2_IOPAD(0x044, PIN_OUTPUT, 14) /* (Y26) MCASP0_AXR1.UART8_RTSn */ 138 J721S2_IOPAD(0x0d0, PIN_INPUT, 11) /* (AF26) SPI0_CS1.UART8_RXD */ 139 J721S2_IOPAD(0x0d4, PIN_OUTPUT, 11) /* (AH27) SPI0_CLK.UART8_TXD */ 140 >; 141 bootph-all; 142 }; 143 144 main_i2c3_pins_default: main-i2c3-default-pins { 145 pinctrl-single,pins = < 146 J721S2_IOPAD(0x064, PIN_INPUT_PULLUP, 13) /* (W28) MCAN0_TX.I2C3_SCL */ 147 J721S2_IOPAD(0x060, PIN_INPUT_PULLUP, 13) /* (AC27) MCASP2_AXR1.I2C3_SDA */ 148 >; 149 }; 150 151 main_i2c5_pins_default: main-i2c5-default-pins { 152 pinctrl-single,pins = < 153 J721S2_IOPAD(0x01c, PIN_INPUT, 8) /* (Y24) MCAN15_TX.I2C5_SCL */ 154 J721S2_IOPAD(0x018, PIN_INPUT, 8) /* (W23) MCAN14_RX.I2C5_SDA */ 155 >; 156 }; 157 158 main_mmc1_pins_default: main-mmc1-default-pins { 159 pinctrl-single,pins = < 160 J721S2_IOPAD(0x104, PIN_INPUT, 0) /* (P23) MMC1_CLK */ 161 J721S2_IOPAD(0x108, PIN_INPUT, 0) /* (N24) MMC1_CMD */ 162 J721S2_IOPAD(0x100, PIN_INPUT, 0) /* (###) MMC1_CLKLB */ 163 J721S2_IOPAD(0x0fc, PIN_INPUT, 0) /* (M23) MMC1_DAT0 */ 164 J721S2_IOPAD(0x0f8, PIN_INPUT, 0) /* (P24) MMC1_DAT1 */ 165 J721S2_IOPAD(0x0f4, PIN_INPUT, 0) /* (R24) MMC1_DAT2 */ 166 J721S2_IOPAD(0x0f0, PIN_INPUT, 0) /* (R22) MMC1_DAT3 */ 167 J721S2_IOPAD(0x0e8, PIN_INPUT, 8) /* (AE25) TIMER_IO0.MMC1_SDCD */ 168 >; 169 bootph-all; 170 }; 171 172 vdd_sd_dv_pins_default: vdd-sd-dv-default-pins { 173 pinctrl-single,pins = < 174 J721S2_IOPAD(0x020, PIN_INPUT, 7) /* (AA23) MCAN15_RX.GPIO0_8 */ 175 >; 176 }; 177 178 main_usbss0_pins_default: main-usbss0-default-pins { 179 pinctrl-single,pins = < 180 J721S2_IOPAD(0x0ec, PIN_OUTPUT, 6) /* (AG25) TIMER_IO1.USB0_DRVVBUS */ 181 >; 182 bootph-all; 183 }; 184 185 main_mcan3_pins_default: main-mcan3-default-pins { 186 pinctrl-single,pins = < 187 J721S2_IOPAD(0x080, PIN_INPUT, 0) /* (U26) MCASP0_AXR4.MCAN3_RX */ 188 J721S2_IOPAD(0x07c, PIN_OUTPUT, 0) /* (T27) MCASP0_AXR3.MCAN3_TX */ 189 >; 190 }; 191 192 main_mcan5_pins_default: main-mcan5-default-pins { 193 pinctrl-single,pins = < 194 J721S2_IOPAD(0x03c, PIN_INPUT, 0) /* (U27) MCASP0_AFSX.MCAN5_RX */ 195 J721S2_IOPAD(0x038, PIN_OUTPUT, 0) /* (AB28) MCASP0_ACLKX.MCAN5_TX */ 196 >; 197 }; 198}; 199 200&wkup_pmx2 { 201 wkup_uart0_pins_default: wkup-uart0-default-pins { 202 pinctrl-single,pins = < 203 J721S2_WKUP_IOPAD(0x048, PIN_INPUT, 0) /* (D28) WKUP_UART0_RXD */ 204 J721S2_WKUP_IOPAD(0x04c, PIN_OUTPUT, 0) /* (D27) WKUP_UART0_TXD */ 205 >; 206 bootph-all; 207 }; 208 209 mcu_uart0_pins_default: mcu-uart0-default-pins { 210 pinctrl-single,pins = < 211 J721S2_WKUP_IOPAD(0x090, PIN_INPUT, 0) /* (B24) WKUP_GPIO0_14.MCU_UART0_CTSn */ 212 J721S2_WKUP_IOPAD(0x094, PIN_OUTPUT, 0) /* (D25) WKUP_GPIO0_15.MCU_UART0_RTSn */ 213 J721S2_WKUP_IOPAD(0x08c, PIN_INPUT, 0) /* (C24) WKUP_GPIO0_13.MCU_UART0_RXD */ 214 J721S2_WKUP_IOPAD(0x088, PIN_OUTPUT, 0) /* (C25) WKUP_GPIO0_12.MCU_UART0_TXD */ 215 >; 216 bootph-all; 217 }; 218 219 mcu_cpsw_pins_default: mcu-cpsw-default-pins { 220 pinctrl-single,pins = < 221 J721S2_WKUP_IOPAD(0x02c, PIN_INPUT, 0) /* (B22) MCU_RGMII1_RD0 */ 222 J721S2_WKUP_IOPAD(0x028, PIN_INPUT, 0) /* (B21) MCU_RGMII1_RD1 */ 223 J721S2_WKUP_IOPAD(0x024, PIN_INPUT, 0) /* (C22) MCU_RGMII1_RD2 */ 224 J721S2_WKUP_IOPAD(0x020, PIN_INPUT, 0) /* (D23) MCU_RGMII1_RD3 */ 225 J721S2_WKUP_IOPAD(0x01c, PIN_INPUT, 0) /* (D22) MCU_RGMII1_RXC */ 226 J721S2_WKUP_IOPAD(0x004, PIN_INPUT, 0) /* (E23) MCU_RGMII1_RX_CTL */ 227 J721S2_WKUP_IOPAD(0x014, PIN_OUTPUT, 0) /* (F23) MCU_RGMII1_TD0 */ 228 J721S2_WKUP_IOPAD(0x010, PIN_OUTPUT, 0) /* (G22) MCU_RGMII1_TD1 */ 229 J721S2_WKUP_IOPAD(0x00c, PIN_OUTPUT, 0) /* (E21) MCU_RGMII1_TD2 */ 230 J721S2_WKUP_IOPAD(0x008, PIN_OUTPUT, 0) /* (E22) MCU_RGMII1_TD3 */ 231 J721S2_WKUP_IOPAD(0x018, PIN_OUTPUT, 0) /* (F21) MCU_RGMII1_TXC */ 232 J721S2_WKUP_IOPAD(0x000, PIN_OUTPUT, 0) /* (F22) MCU_RGMII1_TX_CTL */ 233 >; 234 }; 235 236 mcu_mdio_pins_default: mcu-mdio-default-pins { 237 pinctrl-single,pins = < 238 J721S2_WKUP_IOPAD(0x034, PIN_OUTPUT, 0) /* (A21) MCU_MDIO0_MDC */ 239 J721S2_WKUP_IOPAD(0x030, PIN_INPUT, 0) /* (A22) MCU_MDIO0_MDIO */ 240 >; 241 }; 242 243 mcu_mcan0_pins_default: mcu-mcan0-default-pins { 244 pinctrl-single,pins = < 245 J721S2_WKUP_IOPAD(0x054, PIN_INPUT, 0) /* (E28) MCU_MCAN0_RX */ 246 J721S2_WKUP_IOPAD(0x050, PIN_OUTPUT, 0) /* (E27) MCU_MCAN0_TX */ 247 >; 248 }; 249 250 mcu_mcan1_pins_default: mcu-mcan1-default-pins { 251 pinctrl-single,pins = < 252 J721S2_WKUP_IOPAD(0x06c, PIN_INPUT, 0) /* (F26) WKUP_GPIO0_5.MCU_MCAN1_RX */ 253 J721S2_WKUP_IOPAD(0x068, PIN_OUTPUT, 0) /*(C23) WKUP_GPIO0_4.MCU_MCAN1_TX */ 254 >; 255 }; 256 257 mcu_mcan0_gpio_pins_default: mcu-mcan0-gpio-default-pins { 258 pinctrl-single,pins = < 259 J721S2_WKUP_IOPAD(0x058, PIN_INPUT, 7) /* (D26) WKUP_GPIO0_0 */ 260 J721S2_WKUP_IOPAD(0x040, PIN_INPUT, 7) /* (B25) MCU_SPI0_D1.WKUP_GPIO0_69 */ 261 >; 262 }; 263 264 mcu_mcan1_gpio_pins_default: mcu-mcan1-gpio-default-pins { 265 pinctrl-single,pins = < 266 J721S2_WKUP_IOPAD(0x060, PIN_INPUT, 7) /* (C28) WKUP_GPIO0_2 */ 267 >; 268 }; 269 270 mcu_adc0_pins_default: mcu-adc0-default-pins { 271 pinctrl-single,pins = < 272 J721S2_WKUP_IOPAD(0x0cc, PIN_INPUT, 0) /* (L25) MCU_ADC0_AIN0 */ 273 J721S2_WKUP_IOPAD(0x0d0, PIN_INPUT, 0) /* (K25) MCU_ADC0_AIN1 */ 274 J721S2_WKUP_IOPAD(0x0d4, PIN_INPUT, 0) /* (M24) MCU_ADC0_AIN2 */ 275 J721S2_WKUP_IOPAD(0x0d8, PIN_INPUT, 0) /* (L24) MCU_ADC0_AIN3 */ 276 J721S2_WKUP_IOPAD(0x0dc, PIN_INPUT, 0) /* (L27) MCU_ADC0_AIN4 */ 277 J721S2_WKUP_IOPAD(0x0e0, PIN_INPUT, 0) /* (K24) MCU_ADC0_AIN5 */ 278 J721S2_WKUP_IOPAD(0x0e4, PIN_INPUT, 0) /* (M27) MCU_ADC0_AIN6 */ 279 J721S2_WKUP_IOPAD(0x0e8, PIN_INPUT, 0) /* (M26) MCU_ADC0_AIN7 */ 280 >; 281 }; 282 283 mcu_adc1_pins_default: mcu-adc1-default-pins { 284 pinctrl-single,pins = < 285 J721S2_WKUP_IOPAD(0x0ec, PIN_INPUT, 0) /* (P25) MCU_ADC1_AIN0 */ 286 J721S2_WKUP_IOPAD(0x0f0, PIN_INPUT, 0) /* (R25) MCU_ADC1_AIN1 */ 287 J721S2_WKUP_IOPAD(0x0f4, PIN_INPUT, 0) /* (P28) MCU_ADC1_AIN2 */ 288 J721S2_WKUP_IOPAD(0x0f8, PIN_INPUT, 0) /* (P27) MCU_ADC1_AIN3 */ 289 J721S2_WKUP_IOPAD(0x0fc, PIN_INPUT, 0) /* (N25) MCU_ADC1_AIN4 */ 290 J721S2_WKUP_IOPAD(0x100, PIN_INPUT, 0) /* (P26) MCU_ADC1_AIN5 */ 291 J721S2_WKUP_IOPAD(0x104, PIN_INPUT, 0) /* (N26) MCU_ADC1_AIN6 */ 292 J721S2_WKUP_IOPAD(0x108, PIN_INPUT, 0) /* (N27) MCU_ADC1_AIN7 */ 293 >; 294 }; 295}; 296 297&wkup_pmx1 { 298 mcu_fss0_ospi1_pins_default: mcu-fss0-ospi1-default-pins { 299 pinctrl-single,pins = < 300 J721S2_WKUP_IOPAD(0x008, PIN_OUTPUT, 0) /* (A19) MCU_OSPI1_CLK */ 301 J721S2_WKUP_IOPAD(0x024, PIN_OUTPUT, 0) /* (D20) MCU_OSPI1_CSn0 */ 302 J721S2_WKUP_IOPAD(0x014, PIN_INPUT, 0) /* (D21) MCU_OSPI1_D0 */ 303 J721S2_WKUP_IOPAD(0x018, PIN_INPUT, 0) /* (G20) MCU_OSPI1_D1 */ 304 J721S2_WKUP_IOPAD(0x01c, PIN_INPUT, 0) /* (C20) MCU_OSPI1_D2 */ 305 J721S2_WKUP_IOPAD(0x020, PIN_INPUT, 0) /* (A20) MCU_OSPI1_D3 */ 306 J721S2_WKUP_IOPAD(0x010, PIN_INPUT, 0) /* (B19) MCU_OSPI1_DQS */ 307 J721S2_WKUP_IOPAD(0x00c, PIN_INPUT, 0) /* (B20) MCU_OSPI1_LBCLKO */ 308 >; 309 bootph-all; 310 }; 311}; 312 313&main_gpio0 { 314 status = "okay"; 315}; 316 317&wkup_gpio0 { 318 status = "okay"; 319}; 320 321&wkup_uart0 { 322 status = "reserved"; 323 pinctrl-names = "default"; 324 pinctrl-0 = <&wkup_uart0_pins_default>; 325 bootph-all; 326}; 327 328&mcu_uart0 { 329 status = "okay"; 330 pinctrl-names = "default"; 331 pinctrl-0 = <&mcu_uart0_pins_default>; 332 bootph-all; 333}; 334 335&main_uart8 { 336 status = "okay"; 337 pinctrl-names = "default"; 338 pinctrl-0 = <&main_uart8_pins_default>; 339 /* Shared with TFA on this platform */ 340 power-domains = <&k3_pds 357 TI_SCI_PD_SHARED>; 341 bootph-all; 342}; 343 344&main_i2c0 { 345 clock-frequency = <400000>; 346 347 exp1: gpio@20 { 348 compatible = "ti,tca6416"; 349 reg = <0x20>; 350 gpio-controller; 351 #gpio-cells = <2>; 352 gpio-line-names = "PCIE_2L_MODE_SEL", "PCIE_2L_PERSTZ", "PCIE_2L_RC_RSTZ", 353 "PCIE_2L_EP_RST_EN", "PCIE_1L_MODE_SEL", "PCIE_1L_PERSTZ", 354 "PCIE_1L_RC_RSTZ", "PCIE_1L_EP_RST_EN", "PCIE_2L_PRSNT#", 355 "PCIE_1L_PRSNT#", "CDCI1_OE1/OE4", "CDCI1_OE2/OE3", "EXP_MUX1", 356 "EXP_MUX2", "EXP_MUX3", "GESI_EXP_PHY_RSTz"; 357 }; 358 359 exp2: gpio@22 { 360 compatible = "ti,tca6424"; 361 reg = <0x22>; 362 gpio-controller; 363 #gpio-cells = <2>; 364 gpio-line-names = "APPLE_AUTH_RSTZ", "MLB_RSTZ", "GPIO_USD_PWR_EN", "USBC_PWR_EN", 365 "USBC_MODE_SEL1", "USBC_MODE_SEL0", "MCAN0_EN", "MCAN0_STB#", 366 "MUX_SPAREMUX_SPARE", "MCASP/TRACE_MUX_S0", "MCASP/TRACE_MUX_S1", 367 "MLB_MUX_SEL", "MCAN_MUX_SEL", "MCASP2/SPI3_MUX_SEL", "PCIe_CLKREQn_MUX_SEL", 368 "CDCI2_RSTZ", "ENET_EXP_PWRDN", "ENET_EXP_RESETZ", "ENET_I2CMUX_SEL", 369 "ENET_EXP_SPARE2", "M2PCIE_RTSZ", "USER_INPUT1", "USER_LED1", "USER_LED2"; 370 }; 371}; 372 373&main_i2c5 { 374 pinctrl-names = "default"; 375 pinctrl-0 = <&main_i2c5_pins_default>; 376 clock-frequency = <400000>; 377 status = "okay"; 378 379 exp5: gpio@20 { 380 compatible = "ti,tca6408"; 381 reg = <0x20>; 382 gpio-controller; 383 #gpio-cells = <2>; 384 gpio-line-names = "CSI2_EXP_RSTZ", "CSI2_EXP_A_GPIO0", 385 "CSI2_EXP_A_GPIO1", "CSI2_EXP_A_GPIO2", 386 "CSI2_EXP_B_GPIO1", "CSI2_EXP_B_GPIO2", 387 "CSI2_EXP_B_GPIO3", "CSI2_EXP_B_GPIO4"; 388 }; 389}; 390 391&main_sdhci0 { 392 /* eMMC */ 393 status = "okay"; 394 non-removable; 395 bootph-all; 396 ti,driver-strength-ohm = <50>; 397 disable-wp; 398}; 399 400&main_sdhci1 { 401 /* SD card */ 402 status = "okay"; 403 pinctrl-0 = <&main_mmc1_pins_default>; 404 pinctrl-names = "default"; 405 disable-wp; 406 vmmc-supply = <&vdd_mmc1>; 407 vqmmc-supply = <&vdd_sd_dv>; 408 bootph-all; 409}; 410 411&mcu_cpsw { 412 pinctrl-names = "default"; 413 pinctrl-0 = <&mcu_cpsw_pins_default>, <&mcu_mdio_pins_default>; 414}; 415 416&davinci_mdio { 417 phy0: ethernet-phy@0 { 418 reg = <0>; 419 ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>; 420 ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>; 421 ti,min-output-impedance; 422 }; 423}; 424 425&cpsw_port1 { 426 phy-mode = "rgmii-rxid"; 427 phy-handle = <&phy0>; 428}; 429 430&serdes_ln_ctrl { 431 idle-states = <J721S2_SERDES0_LANE0_PCIE1_LANE0>, <J721S2_SERDES0_LANE1_USB>, 432 <J721S2_SERDES0_LANE2_EDP_LANE2>, <J721S2_SERDES0_LANE3_EDP_LANE3>; 433}; 434 435&serdes_refclk { 436 clock-frequency = <100000000>; 437}; 438 439&serdes0 { 440 status = "okay"; 441 serdes0_pcie_link: phy@0 { 442 reg = <0>; 443 cdns,num-lanes = <1>; 444 #phy-cells = <0>; 445 cdns,phy-type = <PHY_TYPE_PCIE>; 446 resets = <&serdes_wiz0 1>; 447 }; 448}; 449 450&usb_serdes_mux { 451 idle-states = <1>; /* USB0 to SERDES lane 1 */ 452}; 453 454&usbss0 { 455 status = "okay"; 456 pinctrl-0 = <&main_usbss0_pins_default>; 457 pinctrl-names = "default"; 458 bootph-all; 459 ti,vbus-divider; 460 ti,usb2-only; 461}; 462 463&usb0 { 464 dr_mode = "otg"; 465 maximum-speed = "high-speed"; 466 bootph-all; 467}; 468 469&ospi1 { 470 status = "okay"; 471 pinctrl-names = "default"; 472 pinctrl-0 = <&mcu_fss0_ospi1_pins_default>; 473 474 flash@0 { 475 compatible = "jedec,spi-nor"; 476 reg = <0x0>; 477 spi-tx-bus-width = <1>; 478 spi-rx-bus-width = <4>; 479 spi-max-frequency = <40000000>; 480 bootph-all; 481 cdns,tshsl-ns = <60>; 482 cdns,tsd2d-ns = <60>; 483 cdns,tchsh-ns = <60>; 484 cdns,tslch-ns = <60>; 485 cdns,read-delay = <2>; 486 }; 487}; 488 489&pcie1_rc { 490 status = "okay"; 491 reset-gpios = <&exp1 2 GPIO_ACTIVE_HIGH>; 492 phys = <&serdes0_pcie_link>; 493 phy-names = "pcie-phy"; 494 num-lanes = <1>; 495}; 496 497&mcu_mcan0 { 498 status = "okay"; 499 pinctrl-names = "default"; 500 pinctrl-0 = <&mcu_mcan0_pins_default>; 501 phys = <&transceiver1>; 502}; 503 504&mcu_mcan1 { 505 status = "okay"; 506 pinctrl-names = "default"; 507 pinctrl-0 = <&mcu_mcan1_pins_default>; 508 phys = <&transceiver2>; 509}; 510 511&tscadc0 { 512 pinctrl-0 = <&mcu_adc0_pins_default>; 513 pinctrl-names = "default"; 514 status = "okay"; 515 adc { 516 ti,adc-channels = <0 1 2 3 4 5 6 7>; 517 }; 518}; 519 520&tscadc1 { 521 pinctrl-0 = <&mcu_adc1_pins_default>; 522 pinctrl-names = "default"; 523 status = "okay"; 524 adc { 525 ti,adc-channels = <0 1 2 3 4 5 6 7>; 526 }; 527}; 528 529&main_mcan3 { 530 status = "okay"; 531 pinctrl-names = "default"; 532 pinctrl-0 = <&main_mcan3_pins_default>; 533 phys = <&transceiver3>; 534}; 535 536&main_mcan5 { 537 status = "okay"; 538 pinctrl-names = "default"; 539 pinctrl-0 = <&main_mcan5_pins_default>; 540 phys = <&transceiver4>; 541}; 542