190db71e4SRajendra Nayak// SPDX-License-Identifier: BSD-3-Clause 290db71e4SRajendra Nayak/* 390db71e4SRajendra Nayak * SC7180 SoC device tree source 490db71e4SRajendra Nayak * 590db71e4SRajendra Nayak * Copyright (c) 2019, The Linux Foundation. All rights reserved. 690db71e4SRajendra Nayak */ 790db71e4SRajendra Nayak 8e07f8354STaniya Das#include <dt-bindings/clock/qcom,dispcc-sc7180.h> 990db71e4SRajendra Nayak#include <dt-bindings/clock/qcom,gcc-sc7180.h> 10e07f8354STaniya Das#include <dt-bindings/clock/qcom,gpucc-sc7180.h> 110def3f14STaniya Das#include <dt-bindings/clock/qcom,rpmh.h> 12e07f8354STaniya Das#include <dt-bindings/clock/qcom,videocc-sc7180.h> 1390db71e4SRajendra Nayak#include <dt-bindings/interrupt-controller/arm-gic.h> 140b766e7fSSandeep Maheswaram#include <dt-bindings/phy/phy-qcom-qusb2.h> 15f5ab220dSSibi Sankar#include <dt-bindings/power/qcom-aoss-qmp.h> 16a16f862fSSibi Sankar#include <dt-bindings/power/qcom-rpmpd.h> 17f5ab220dSSibi Sankar#include <dt-bindings/reset/qcom,sdm845-aoss.h> 18f5ab220dSSibi Sankar#include <dt-bindings/reset/qcom,sdm845-pdc.h> 19fec6359cSMaulik Shah#include <dt-bindings/soc/qcom,rpmh-rsc.h> 202552c123SRajeshwari#include <dt-bindings/thermal/thermal.h> 2190db71e4SRajendra Nayak 2290db71e4SRajendra Nayak/ { 2390db71e4SRajendra Nayak interrupt-parent = <&intc>; 2490db71e4SRajendra Nayak 2590db71e4SRajendra Nayak #address-cells = <2>; 2690db71e4SRajendra Nayak #size-cells = <2>; 2790db71e4SRajendra Nayak 2890db71e4SRajendra Nayak chosen { }; 2990db71e4SRajendra Nayak 309868a31cSRajendra Nayak aliases { 319868a31cSRajendra Nayak i2c0 = &i2c0; 329868a31cSRajendra Nayak i2c1 = &i2c1; 339868a31cSRajendra Nayak i2c2 = &i2c2; 349868a31cSRajendra Nayak i2c3 = &i2c3; 359868a31cSRajendra Nayak i2c4 = &i2c4; 369868a31cSRajendra Nayak i2c5 = &i2c5; 379868a31cSRajendra Nayak i2c6 = &i2c6; 389868a31cSRajendra Nayak i2c7 = &i2c7; 399868a31cSRajendra Nayak i2c8 = &i2c8; 409868a31cSRajendra Nayak i2c9 = &i2c9; 419868a31cSRajendra Nayak i2c10 = &i2c10; 429868a31cSRajendra Nayak i2c11 = &i2c11; 439868a31cSRajendra Nayak spi0 = &spi0; 449868a31cSRajendra Nayak spi1 = &spi1; 459868a31cSRajendra Nayak spi3 = &spi3; 469868a31cSRajendra Nayak spi5 = &spi5; 479868a31cSRajendra Nayak spi6 = &spi6; 489868a31cSRajendra Nayak spi8 = &spi8; 499868a31cSRajendra Nayak spi10 = &spi10; 509868a31cSRajendra Nayak spi11 = &spi11; 519868a31cSRajendra Nayak }; 529868a31cSRajendra Nayak 5390db71e4SRajendra Nayak clocks { 5490db71e4SRajendra Nayak xo_board: xo-board { 5590db71e4SRajendra Nayak compatible = "fixed-clock"; 5690db71e4SRajendra Nayak clock-frequency = <38400000>; 5790db71e4SRajendra Nayak #clock-cells = <0>; 5890db71e4SRajendra Nayak }; 5990db71e4SRajendra Nayak 6090db71e4SRajendra Nayak sleep_clk: sleep-clk { 6190db71e4SRajendra Nayak compatible = "fixed-clock"; 6290db71e4SRajendra Nayak clock-frequency = <32764>; 6390db71e4SRajendra Nayak #clock-cells = <0>; 6490db71e4SRajendra Nayak }; 6590db71e4SRajendra Nayak }; 6690db71e4SRajendra Nayak 67e0abc5ebSMaulik Shah reserved_memory: reserved-memory { 68e0abc5ebSMaulik Shah #address-cells = <2>; 69e0abc5ebSMaulik Shah #size-cells = <2>; 70e0abc5ebSMaulik Shah ranges; 71e0abc5ebSMaulik Shah 72e0abc5ebSMaulik Shah aop_cmd_db_mem: memory@80820000 { 73e0abc5ebSMaulik Shah reg = <0x0 0x80820000 0x0 0x20000>; 74e0abc5ebSMaulik Shah compatible = "qcom,cmd-db"; 75f5ab220dSSibi Sankar }; 76f5ab220dSSibi Sankar 77f5ab220dSSibi Sankar smem_mem: memory@80900000 { 78f5ab220dSSibi Sankar reg = <0x0 0x80900000 0x0 0x200000>; 79e0abc5ebSMaulik Shah no-map; 80e0abc5ebSMaulik Shah }; 810e4621a4SDikshita Agarwal 820e4621a4SDikshita Agarwal venus_mem: memory@8f600000 { 830e4621a4SDikshita Agarwal reg = <0 0x8f600000 0 0x500000>; 840e4621a4SDikshita Agarwal no-map; 850e4621a4SDikshita Agarwal }; 86e0abc5ebSMaulik Shah }; 87e0abc5ebSMaulik Shah 8890db71e4SRajendra Nayak cpus { 8990db71e4SRajendra Nayak #address-cells = <2>; 9090db71e4SRajendra Nayak #size-cells = <0>; 9190db71e4SRajendra Nayak 9290db71e4SRajendra Nayak CPU0: cpu@0 { 9390db71e4SRajendra Nayak device_type = "cpu"; 9490db71e4SRajendra Nayak compatible = "arm,armv8"; 9590db71e4SRajendra Nayak reg = <0x0 0x0>; 9690db71e4SRajendra Nayak enable-method = "psci"; 97e7bb680fSRajendra Nayak capacity-dmips-mhz = <1024>; 9871f87316SRajendra Nayak dynamic-power-coefficient = <100>; 9990db71e4SRajendra Nayak next-level-cache = <&L2_0>; 1002552c123SRajeshwari #cooling-cells = <2>; 10186899d82STaniya Das qcom,freq-domain = <&cpufreq_hw 0>; 10290db71e4SRajendra Nayak L2_0: l2-cache { 10390db71e4SRajendra Nayak compatible = "cache"; 10490db71e4SRajendra Nayak next-level-cache = <&L3_0>; 10590db71e4SRajendra Nayak L3_0: l3-cache { 10690db71e4SRajendra Nayak compatible = "cache"; 10790db71e4SRajendra Nayak }; 10890db71e4SRajendra Nayak }; 10990db71e4SRajendra Nayak }; 11090db71e4SRajendra Nayak 11190db71e4SRajendra Nayak CPU1: cpu@100 { 11290db71e4SRajendra Nayak device_type = "cpu"; 11390db71e4SRajendra Nayak compatible = "arm,armv8"; 11490db71e4SRajendra Nayak reg = <0x0 0x100>; 11590db71e4SRajendra Nayak enable-method = "psci"; 116e7bb680fSRajendra Nayak capacity-dmips-mhz = <1024>; 11771f87316SRajendra Nayak dynamic-power-coefficient = <100>; 11890db71e4SRajendra Nayak next-level-cache = <&L2_100>; 1192552c123SRajeshwari #cooling-cells = <2>; 12086899d82STaniya Das qcom,freq-domain = <&cpufreq_hw 0>; 12190db71e4SRajendra Nayak L2_100: l2-cache { 12290db71e4SRajendra Nayak compatible = "cache"; 12390db71e4SRajendra Nayak next-level-cache = <&L3_0>; 12490db71e4SRajendra Nayak }; 12590db71e4SRajendra Nayak }; 12690db71e4SRajendra Nayak 12790db71e4SRajendra Nayak CPU2: cpu@200 { 12890db71e4SRajendra Nayak device_type = "cpu"; 12990db71e4SRajendra Nayak compatible = "arm,armv8"; 13090db71e4SRajendra Nayak reg = <0x0 0x200>; 13190db71e4SRajendra Nayak enable-method = "psci"; 132e7bb680fSRajendra Nayak capacity-dmips-mhz = <1024>; 13371f87316SRajendra Nayak dynamic-power-coefficient = <100>; 13490db71e4SRajendra Nayak next-level-cache = <&L2_200>; 1352552c123SRajeshwari #cooling-cells = <2>; 13686899d82STaniya Das qcom,freq-domain = <&cpufreq_hw 0>; 13790db71e4SRajendra Nayak L2_200: l2-cache { 13890db71e4SRajendra Nayak compatible = "cache"; 13990db71e4SRajendra Nayak next-level-cache = <&L3_0>; 14090db71e4SRajendra Nayak }; 14190db71e4SRajendra Nayak }; 14290db71e4SRajendra Nayak 14390db71e4SRajendra Nayak CPU3: cpu@300 { 14490db71e4SRajendra Nayak device_type = "cpu"; 14590db71e4SRajendra Nayak compatible = "arm,armv8"; 14690db71e4SRajendra Nayak reg = <0x0 0x300>; 14790db71e4SRajendra Nayak enable-method = "psci"; 148e7bb680fSRajendra Nayak capacity-dmips-mhz = <1024>; 14971f87316SRajendra Nayak dynamic-power-coefficient = <100>; 15090db71e4SRajendra Nayak next-level-cache = <&L2_300>; 1512552c123SRajeshwari #cooling-cells = <2>; 15286899d82STaniya Das qcom,freq-domain = <&cpufreq_hw 0>; 15390db71e4SRajendra Nayak L2_300: l2-cache { 15490db71e4SRajendra Nayak compatible = "cache"; 15590db71e4SRajendra Nayak next-level-cache = <&L3_0>; 15690db71e4SRajendra Nayak }; 15790db71e4SRajendra Nayak }; 15890db71e4SRajendra Nayak 15990db71e4SRajendra Nayak CPU4: cpu@400 { 16090db71e4SRajendra Nayak device_type = "cpu"; 16190db71e4SRajendra Nayak compatible = "arm,armv8"; 16290db71e4SRajendra Nayak reg = <0x0 0x400>; 16390db71e4SRajendra Nayak enable-method = "psci"; 164e7bb680fSRajendra Nayak capacity-dmips-mhz = <1024>; 16571f87316SRajendra Nayak dynamic-power-coefficient = <100>; 16690db71e4SRajendra Nayak next-level-cache = <&L2_400>; 1672552c123SRajeshwari #cooling-cells = <2>; 16886899d82STaniya Das qcom,freq-domain = <&cpufreq_hw 0>; 16990db71e4SRajendra Nayak L2_400: l2-cache { 17090db71e4SRajendra Nayak compatible = "cache"; 17190db71e4SRajendra Nayak next-level-cache = <&L3_0>; 17290db71e4SRajendra Nayak }; 17390db71e4SRajendra Nayak }; 17490db71e4SRajendra Nayak 17590db71e4SRajendra Nayak CPU5: cpu@500 { 17690db71e4SRajendra Nayak device_type = "cpu"; 17790db71e4SRajendra Nayak compatible = "arm,armv8"; 17890db71e4SRajendra Nayak reg = <0x0 0x500>; 17990db71e4SRajendra Nayak enable-method = "psci"; 180e7bb680fSRajendra Nayak capacity-dmips-mhz = <1024>; 18171f87316SRajendra Nayak dynamic-power-coefficient = <100>; 18290db71e4SRajendra Nayak next-level-cache = <&L2_500>; 1832552c123SRajeshwari #cooling-cells = <2>; 18486899d82STaniya Das qcom,freq-domain = <&cpufreq_hw 0>; 18590db71e4SRajendra Nayak L2_500: l2-cache { 18690db71e4SRajendra Nayak compatible = "cache"; 18790db71e4SRajendra Nayak next-level-cache = <&L3_0>; 18890db71e4SRajendra Nayak }; 18990db71e4SRajendra Nayak }; 19090db71e4SRajendra Nayak 19190db71e4SRajendra Nayak CPU6: cpu@600 { 19290db71e4SRajendra Nayak device_type = "cpu"; 19390db71e4SRajendra Nayak compatible = "arm,armv8"; 19490db71e4SRajendra Nayak reg = <0x0 0x600>; 19590db71e4SRajendra Nayak enable-method = "psci"; 196e7bb680fSRajendra Nayak capacity-dmips-mhz = <1740>; 19771f87316SRajendra Nayak dynamic-power-coefficient = <405>; 19890db71e4SRajendra Nayak next-level-cache = <&L2_600>; 1992552c123SRajeshwari #cooling-cells = <2>; 20086899d82STaniya Das qcom,freq-domain = <&cpufreq_hw 1>; 20190db71e4SRajendra Nayak L2_600: l2-cache { 20290db71e4SRajendra Nayak compatible = "cache"; 20390db71e4SRajendra Nayak next-level-cache = <&L3_0>; 20490db71e4SRajendra Nayak }; 20590db71e4SRajendra Nayak }; 20690db71e4SRajendra Nayak 20790db71e4SRajendra Nayak CPU7: cpu@700 { 20890db71e4SRajendra Nayak device_type = "cpu"; 20990db71e4SRajendra Nayak compatible = "arm,armv8"; 21090db71e4SRajendra Nayak reg = <0x0 0x700>; 21190db71e4SRajendra Nayak enable-method = "psci"; 212e7bb680fSRajendra Nayak capacity-dmips-mhz = <1740>; 21371f87316SRajendra Nayak dynamic-power-coefficient = <405>; 21490db71e4SRajendra Nayak next-level-cache = <&L2_700>; 2152552c123SRajeshwari #cooling-cells = <2>; 21686899d82STaniya Das qcom,freq-domain = <&cpufreq_hw 1>; 21790db71e4SRajendra Nayak L2_700: l2-cache { 21890db71e4SRajendra Nayak compatible = "cache"; 21990db71e4SRajendra Nayak next-level-cache = <&L3_0>; 22090db71e4SRajendra Nayak }; 22190db71e4SRajendra Nayak }; 22283e5e33eSRajendra Nayak 22383e5e33eSRajendra Nayak cpu-map { 22483e5e33eSRajendra Nayak cluster0 { 22583e5e33eSRajendra Nayak core0 { 22683e5e33eSRajendra Nayak cpu = <&CPU0>; 22783e5e33eSRajendra Nayak }; 22883e5e33eSRajendra Nayak 22983e5e33eSRajendra Nayak core1 { 23083e5e33eSRajendra Nayak cpu = <&CPU1>; 23183e5e33eSRajendra Nayak }; 23283e5e33eSRajendra Nayak 23383e5e33eSRajendra Nayak core2 { 23483e5e33eSRajendra Nayak cpu = <&CPU2>; 23583e5e33eSRajendra Nayak }; 23683e5e33eSRajendra Nayak 23783e5e33eSRajendra Nayak core3 { 23883e5e33eSRajendra Nayak cpu = <&CPU3>; 23983e5e33eSRajendra Nayak }; 24083e5e33eSRajendra Nayak 24183e5e33eSRajendra Nayak core4 { 24283e5e33eSRajendra Nayak cpu = <&CPU4>; 24383e5e33eSRajendra Nayak }; 24483e5e33eSRajendra Nayak 24583e5e33eSRajendra Nayak core5 { 24683e5e33eSRajendra Nayak cpu = <&CPU5>; 24783e5e33eSRajendra Nayak }; 24883e5e33eSRajendra Nayak 24983e5e33eSRajendra Nayak core6 { 25083e5e33eSRajendra Nayak cpu = <&CPU6>; 25183e5e33eSRajendra Nayak }; 25283e5e33eSRajendra Nayak 25383e5e33eSRajendra Nayak core7 { 25483e5e33eSRajendra Nayak cpu = <&CPU7>; 25583e5e33eSRajendra Nayak }; 25683e5e33eSRajendra Nayak }; 25783e5e33eSRajendra Nayak }; 25890db71e4SRajendra Nayak }; 25990db71e4SRajendra Nayak 26090db71e4SRajendra Nayak memory@80000000 { 26190db71e4SRajendra Nayak device_type = "memory"; 26290db71e4SRajendra Nayak /* We expect the bootloader to fill in the size */ 26390db71e4SRajendra Nayak reg = <0 0x80000000 0 0>; 26490db71e4SRajendra Nayak }; 26590db71e4SRajendra Nayak 26690db71e4SRajendra Nayak pmu { 26790db71e4SRajendra Nayak compatible = "arm,armv8-pmuv3"; 26890db71e4SRajendra Nayak interrupts = <GIC_PPI 5 IRQ_TYPE_LEVEL_HIGH>; 26990db71e4SRajendra Nayak }; 27090db71e4SRajendra Nayak 271f5ab220dSSibi Sankar firmware { 272f5ab220dSSibi Sankar scm { 273f5ab220dSSibi Sankar compatible = "qcom,scm-sc7180", "qcom,scm"; 274f5ab220dSSibi Sankar }; 275f5ab220dSSibi Sankar }; 276f5ab220dSSibi Sankar 277f5ab220dSSibi Sankar tcsr_mutex: hwlock { 278f5ab220dSSibi Sankar compatible = "qcom,tcsr-mutex"; 279f5ab220dSSibi Sankar syscon = <&tcsr_mutex_regs 0 0x1000>; 280f5ab220dSSibi Sankar #hwlock-cells = <1>; 281f5ab220dSSibi Sankar }; 282f5ab220dSSibi Sankar 283f5ab220dSSibi Sankar smem { 284f5ab220dSSibi Sankar compatible = "qcom,smem"; 285f5ab220dSSibi Sankar memory-region = <&smem_mem>; 286f5ab220dSSibi Sankar hwlocks = <&tcsr_mutex 3>; 287f5ab220dSSibi Sankar }; 288f5ab220dSSibi Sankar 289f5ab220dSSibi Sankar smp2p-cdsp { 290f5ab220dSSibi Sankar compatible = "qcom,smp2p"; 291f5ab220dSSibi Sankar qcom,smem = <94>, <432>; 292f5ab220dSSibi Sankar 293f5ab220dSSibi Sankar interrupts = <GIC_SPI 576 IRQ_TYPE_EDGE_RISING>; 294f5ab220dSSibi Sankar 295f5ab220dSSibi Sankar mboxes = <&apss_shared 6>; 296f5ab220dSSibi Sankar 297f5ab220dSSibi Sankar qcom,local-pid = <0>; 298f5ab220dSSibi Sankar qcom,remote-pid = <5>; 299f5ab220dSSibi Sankar 300f5ab220dSSibi Sankar cdsp_smp2p_out: master-kernel { 301f5ab220dSSibi Sankar qcom,entry-name = "master-kernel"; 302f5ab220dSSibi Sankar #qcom,smem-state-cells = <1>; 303f5ab220dSSibi Sankar }; 304f5ab220dSSibi Sankar 305f5ab220dSSibi Sankar cdsp_smp2p_in: slave-kernel { 306f5ab220dSSibi Sankar qcom,entry-name = "slave-kernel"; 307f5ab220dSSibi Sankar 308f5ab220dSSibi Sankar interrupt-controller; 309f5ab220dSSibi Sankar #interrupt-cells = <2>; 310f5ab220dSSibi Sankar }; 311f5ab220dSSibi Sankar }; 312f5ab220dSSibi Sankar 313f5ab220dSSibi Sankar smp2p-lpass { 314f5ab220dSSibi Sankar compatible = "qcom,smp2p"; 315f5ab220dSSibi Sankar qcom,smem = <443>, <429>; 316f5ab220dSSibi Sankar 317f5ab220dSSibi Sankar interrupts = <GIC_SPI 158 IRQ_TYPE_EDGE_RISING>; 318f5ab220dSSibi Sankar 319f5ab220dSSibi Sankar mboxes = <&apss_shared 10>; 320f5ab220dSSibi Sankar 321f5ab220dSSibi Sankar qcom,local-pid = <0>; 322f5ab220dSSibi Sankar qcom,remote-pid = <2>; 323f5ab220dSSibi Sankar 324f5ab220dSSibi Sankar adsp_smp2p_out: master-kernel { 325f5ab220dSSibi Sankar qcom,entry-name = "master-kernel"; 326f5ab220dSSibi Sankar #qcom,smem-state-cells = <1>; 327f5ab220dSSibi Sankar }; 328f5ab220dSSibi Sankar 329f5ab220dSSibi Sankar adsp_smp2p_in: slave-kernel { 330f5ab220dSSibi Sankar qcom,entry-name = "slave-kernel"; 331f5ab220dSSibi Sankar 332f5ab220dSSibi Sankar interrupt-controller; 333f5ab220dSSibi Sankar #interrupt-cells = <2>; 334f5ab220dSSibi Sankar }; 335f5ab220dSSibi Sankar }; 336f5ab220dSSibi Sankar 337f5ab220dSSibi Sankar smp2p-mpss { 338f5ab220dSSibi Sankar compatible = "qcom,smp2p"; 339f5ab220dSSibi Sankar qcom,smem = <435>, <428>; 340f5ab220dSSibi Sankar interrupts = <GIC_SPI 451 IRQ_TYPE_EDGE_RISING>; 341f5ab220dSSibi Sankar mboxes = <&apss_shared 14>; 342f5ab220dSSibi Sankar qcom,local-pid = <0>; 343f5ab220dSSibi Sankar qcom,remote-pid = <1>; 344f5ab220dSSibi Sankar 345f5ab220dSSibi Sankar modem_smp2p_out: master-kernel { 346f5ab220dSSibi Sankar qcom,entry-name = "master-kernel"; 347f5ab220dSSibi Sankar #qcom,smem-state-cells = <1>; 348f5ab220dSSibi Sankar }; 349f5ab220dSSibi Sankar 350f5ab220dSSibi Sankar modem_smp2p_in: slave-kernel { 351f5ab220dSSibi Sankar qcom,entry-name = "slave-kernel"; 352f5ab220dSSibi Sankar interrupt-controller; 353f5ab220dSSibi Sankar #interrupt-cells = <2>; 354f5ab220dSSibi Sankar }; 355f5ab220dSSibi Sankar }; 356f5ab220dSSibi Sankar 35790db71e4SRajendra Nayak psci { 35890db71e4SRajendra Nayak compatible = "arm,psci-1.0"; 35990db71e4SRajendra Nayak method = "smc"; 36090db71e4SRajendra Nayak }; 36190db71e4SRajendra Nayak 362*30162dceSDouglas Anderson soc: soc@0 { 36390db71e4SRajendra Nayak #address-cells = <2>; 36490db71e4SRajendra Nayak #size-cells = <2>; 36590db71e4SRajendra Nayak ranges = <0 0 0 0 0x10 0>; 36690db71e4SRajendra Nayak dma-ranges = <0 0 0 0 0x10 0>; 36790db71e4SRajendra Nayak compatible = "simple-bus"; 36890db71e4SRajendra Nayak 36990db71e4SRajendra Nayak gcc: clock-controller@100000 { 37090db71e4SRajendra Nayak compatible = "qcom,gcc-sc7180"; 37190db71e4SRajendra Nayak reg = <0 0x00100000 0 0x1f0000>; 3720def3f14STaniya Das clocks = <&rpmhcc RPMH_CXO_CLK>, 373b418cf63SDouglas Anderson <&rpmhcc RPMH_CXO_CLK_A>, 374b418cf63SDouglas Anderson <&sleep_clk>; 375b418cf63SDouglas Anderson clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk"; 37690db71e4SRajendra Nayak #clock-cells = <1>; 37790db71e4SRajendra Nayak #reset-cells = <1>; 37890db71e4SRajendra Nayak #power-domain-cells = <1>; 37990db71e4SRajendra Nayak }; 38090db71e4SRajendra Nayak 3810b766e7fSSandeep Maheswaram qfprom@784000 { 3820b766e7fSSandeep Maheswaram compatible = "qcom,qfprom"; 3830b766e7fSSandeep Maheswaram reg = <0 0x00784000 0 0x8ff>; 3840b766e7fSSandeep Maheswaram #address-cells = <1>; 3850b766e7fSSandeep Maheswaram #size-cells = <1>; 3860b766e7fSSandeep Maheswaram 3870b766e7fSSandeep Maheswaram qusb2p_hstx_trim: hstx-trim-primary@25b { 3880b766e7fSSandeep Maheswaram reg = <0x25b 0x1>; 3890b766e7fSSandeep Maheswaram bits = <1 3>; 3900b766e7fSSandeep Maheswaram }; 3910b766e7fSSandeep Maheswaram }; 3920b766e7fSSandeep Maheswaram 39324254a8eSVeerabhadrarao Badiganti sdhc_1: sdhci@7c4000 { 39424254a8eSVeerabhadrarao Badiganti compatible = "qcom,sc7180-sdhci", "qcom,sdhci-msm-v5"; 39524254a8eSVeerabhadrarao Badiganti reg = <0 0x7c4000 0 0x1000>, 39624254a8eSVeerabhadrarao Badiganti <0 0x07c5000 0 0x1000>; 39724254a8eSVeerabhadrarao Badiganti reg-names = "hc_mem", "cqhci_mem"; 39824254a8eSVeerabhadrarao Badiganti 39924254a8eSVeerabhadrarao Badiganti iommus = <&apps_smmu 0x60 0x0>; 40024254a8eSVeerabhadrarao Badiganti interrupts = <GIC_SPI 641 IRQ_TYPE_LEVEL_HIGH>, 40124254a8eSVeerabhadrarao Badiganti <GIC_SPI 644 IRQ_TYPE_LEVEL_HIGH>; 40224254a8eSVeerabhadrarao Badiganti interrupt-names = "hc_irq", "pwr_irq"; 40324254a8eSVeerabhadrarao Badiganti 40424254a8eSVeerabhadrarao Badiganti clocks = <&gcc GCC_SDCC1_APPS_CLK>, 40524254a8eSVeerabhadrarao Badiganti <&gcc GCC_SDCC1_AHB_CLK>; 40624254a8eSVeerabhadrarao Badiganti clock-names = "core", "iface"; 40724254a8eSVeerabhadrarao Badiganti 40824254a8eSVeerabhadrarao Badiganti bus-width = <8>; 40924254a8eSVeerabhadrarao Badiganti non-removable; 41024254a8eSVeerabhadrarao Badiganti supports-cqe; 41124254a8eSVeerabhadrarao Badiganti 41224254a8eSVeerabhadrarao Badiganti mmc-ddr-1_8v; 41324254a8eSVeerabhadrarao Badiganti mmc-hs200-1_8v; 41424254a8eSVeerabhadrarao Badiganti mmc-hs400-1_8v; 41524254a8eSVeerabhadrarao Badiganti mmc-hs400-enhanced-strobe; 41624254a8eSVeerabhadrarao Badiganti 41724254a8eSVeerabhadrarao Badiganti status = "disabled"; 41824254a8eSVeerabhadrarao Badiganti }; 41924254a8eSVeerabhadrarao Badiganti 420ba3fc649SRoja Rani Yarubandi qupv3_id_0: geniqup@8c0000 { 421ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-se-qup"; 422ba3fc649SRoja Rani Yarubandi reg = <0 0x008c0000 0 0x6000>; 423ba3fc649SRoja Rani Yarubandi clock-names = "m-ahb", "s-ahb"; 424ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>, 425ba3fc649SRoja Rani Yarubandi <&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>; 426ba3fc649SRoja Rani Yarubandi #address-cells = <2>; 427ba3fc649SRoja Rani Yarubandi #size-cells = <2>; 428ba3fc649SRoja Rani Yarubandi ranges; 4293d60d80aSSai Prakash Ranjan iommus = <&apps_smmu 0x43 0x0>; 430ba3fc649SRoja Rani Yarubandi status = "disabled"; 431ba3fc649SRoja Rani Yarubandi 432ba3fc649SRoja Rani Yarubandi i2c0: i2c@880000 { 433ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-i2c"; 434ba3fc649SRoja Rani Yarubandi reg = <0 0x00880000 0 0x4000>; 435ba3fc649SRoja Rani Yarubandi clock-names = "se"; 436ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>; 437ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 438ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_i2c0_default>; 439ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 601 IRQ_TYPE_LEVEL_HIGH>; 440ba3fc649SRoja Rani Yarubandi #address-cells = <1>; 441ba3fc649SRoja Rani Yarubandi #size-cells = <0>; 442ba3fc649SRoja Rani Yarubandi status = "disabled"; 443ba3fc649SRoja Rani Yarubandi }; 444ba3fc649SRoja Rani Yarubandi 445ba3fc649SRoja Rani Yarubandi spi0: spi@880000 { 446ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-spi"; 447ba3fc649SRoja Rani Yarubandi reg = <0 0x00880000 0 0x4000>; 448ba3fc649SRoja Rani Yarubandi clock-names = "se"; 449ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>; 450ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 451ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_spi0_default>; 452ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 601 IRQ_TYPE_LEVEL_HIGH>; 453ba3fc649SRoja Rani Yarubandi #address-cells = <1>; 454ba3fc649SRoja Rani Yarubandi #size-cells = <0>; 455ba3fc649SRoja Rani Yarubandi status = "disabled"; 456ba3fc649SRoja Rani Yarubandi }; 457ba3fc649SRoja Rani Yarubandi 458ba3fc649SRoja Rani Yarubandi uart0: serial@880000 { 459ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-uart"; 460ba3fc649SRoja Rani Yarubandi reg = <0 0x00880000 0 0x4000>; 461ba3fc649SRoja Rani Yarubandi clock-names = "se"; 462ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>; 463ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 464ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_uart0_default>; 465ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 601 IRQ_TYPE_LEVEL_HIGH>; 466ba3fc649SRoja Rani Yarubandi status = "disabled"; 467ba3fc649SRoja Rani Yarubandi }; 468ba3fc649SRoja Rani Yarubandi 469ba3fc649SRoja Rani Yarubandi i2c1: i2c@884000 { 470ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-i2c"; 471ba3fc649SRoja Rani Yarubandi reg = <0 0x00884000 0 0x4000>; 472ba3fc649SRoja Rani Yarubandi clock-names = "se"; 473ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>; 474ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 475ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_i2c1_default>; 476ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 602 IRQ_TYPE_LEVEL_HIGH>; 477ba3fc649SRoja Rani Yarubandi #address-cells = <1>; 478ba3fc649SRoja Rani Yarubandi #size-cells = <0>; 479ba3fc649SRoja Rani Yarubandi status = "disabled"; 480ba3fc649SRoja Rani Yarubandi }; 481ba3fc649SRoja Rani Yarubandi 482ba3fc649SRoja Rani Yarubandi spi1: spi@884000 { 483ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-spi"; 484ba3fc649SRoja Rani Yarubandi reg = <0 0x00884000 0 0x4000>; 485ba3fc649SRoja Rani Yarubandi clock-names = "se"; 486ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>; 487ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 488ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_spi1_default>; 489ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 602 IRQ_TYPE_LEVEL_HIGH>; 490ba3fc649SRoja Rani Yarubandi #address-cells = <1>; 491ba3fc649SRoja Rani Yarubandi #size-cells = <0>; 492ba3fc649SRoja Rani Yarubandi status = "disabled"; 493ba3fc649SRoja Rani Yarubandi }; 494ba3fc649SRoja Rani Yarubandi 495ba3fc649SRoja Rani Yarubandi uart1: serial@884000 { 496ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-uart"; 497ba3fc649SRoja Rani Yarubandi reg = <0 0x00884000 0 0x4000>; 498ba3fc649SRoja Rani Yarubandi clock-names = "se"; 499ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>; 500ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 501ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_uart1_default>; 502ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 602 IRQ_TYPE_LEVEL_HIGH>; 503ba3fc649SRoja Rani Yarubandi status = "disabled"; 504ba3fc649SRoja Rani Yarubandi }; 505ba3fc649SRoja Rani Yarubandi 506ba3fc649SRoja Rani Yarubandi i2c2: i2c@888000 { 507ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-i2c"; 508ba3fc649SRoja Rani Yarubandi reg = <0 0x00888000 0 0x4000>; 509ba3fc649SRoja Rani Yarubandi clock-names = "se"; 510ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP0_S2_CLK>; 511ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 512ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_i2c2_default>; 513ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 603 IRQ_TYPE_LEVEL_HIGH>; 514ba3fc649SRoja Rani Yarubandi #address-cells = <1>; 515ba3fc649SRoja Rani Yarubandi #size-cells = <0>; 516ba3fc649SRoja Rani Yarubandi status = "disabled"; 517ba3fc649SRoja Rani Yarubandi }; 518ba3fc649SRoja Rani Yarubandi 519ba3fc649SRoja Rani Yarubandi uart2: serial@888000 { 520ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-uart"; 521ba3fc649SRoja Rani Yarubandi reg = <0 0x00888000 0 0x4000>; 522ba3fc649SRoja Rani Yarubandi clock-names = "se"; 523ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP0_S2_CLK>; 524ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 525ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_uart2_default>; 526ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 603 IRQ_TYPE_LEVEL_HIGH>; 527ba3fc649SRoja Rani Yarubandi status = "disabled"; 528ba3fc649SRoja Rani Yarubandi }; 529ba3fc649SRoja Rani Yarubandi 530ba3fc649SRoja Rani Yarubandi i2c3: i2c@88c000 { 531ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-i2c"; 532ba3fc649SRoja Rani Yarubandi reg = <0 0x0088c000 0 0x4000>; 533ba3fc649SRoja Rani Yarubandi clock-names = "se"; 534ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP0_S3_CLK>; 535ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 536ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_i2c3_default>; 537ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 604 IRQ_TYPE_LEVEL_HIGH>; 538ba3fc649SRoja Rani Yarubandi #address-cells = <1>; 539ba3fc649SRoja Rani Yarubandi #size-cells = <0>; 540ba3fc649SRoja Rani Yarubandi status = "disabled"; 541ba3fc649SRoja Rani Yarubandi }; 542ba3fc649SRoja Rani Yarubandi 543ba3fc649SRoja Rani Yarubandi spi3: spi@88c000 { 544ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-spi"; 545ba3fc649SRoja Rani Yarubandi reg = <0 0x0088c000 0 0x4000>; 546ba3fc649SRoja Rani Yarubandi clock-names = "se"; 547ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP0_S3_CLK>; 548ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 549ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_spi3_default>; 550ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 604 IRQ_TYPE_LEVEL_HIGH>; 551ba3fc649SRoja Rani Yarubandi #address-cells = <1>; 552ba3fc649SRoja Rani Yarubandi #size-cells = <0>; 553ba3fc649SRoja Rani Yarubandi status = "disabled"; 554ba3fc649SRoja Rani Yarubandi }; 555ba3fc649SRoja Rani Yarubandi 556ba3fc649SRoja Rani Yarubandi uart3: serial@88c000 { 557ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-uart"; 558ba3fc649SRoja Rani Yarubandi reg = <0 0x0088c000 0 0x4000>; 559ba3fc649SRoja Rani Yarubandi clock-names = "se"; 560ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP0_S3_CLK>; 561ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 562ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_uart3_default>; 563ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 604 IRQ_TYPE_LEVEL_HIGH>; 564ba3fc649SRoja Rani Yarubandi status = "disabled"; 565ba3fc649SRoja Rani Yarubandi }; 566ba3fc649SRoja Rani Yarubandi 567ba3fc649SRoja Rani Yarubandi i2c4: i2c@890000 { 568ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-i2c"; 569ba3fc649SRoja Rani Yarubandi reg = <0 0x00890000 0 0x4000>; 570ba3fc649SRoja Rani Yarubandi clock-names = "se"; 571ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP0_S4_CLK>; 572ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 573ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_i2c4_default>; 574ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 605 IRQ_TYPE_LEVEL_HIGH>; 575ba3fc649SRoja Rani Yarubandi #address-cells = <1>; 576ba3fc649SRoja Rani Yarubandi #size-cells = <0>; 577ba3fc649SRoja Rani Yarubandi status = "disabled"; 578ba3fc649SRoja Rani Yarubandi }; 579ba3fc649SRoja Rani Yarubandi 580ba3fc649SRoja Rani Yarubandi uart4: serial@890000 { 581ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-uart"; 582ba3fc649SRoja Rani Yarubandi reg = <0 0x00890000 0 0x4000>; 583ba3fc649SRoja Rani Yarubandi clock-names = "se"; 584ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP0_S4_CLK>; 585ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 586ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_uart4_default>; 587ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 605 IRQ_TYPE_LEVEL_HIGH>; 588ba3fc649SRoja Rani Yarubandi status = "disabled"; 589ba3fc649SRoja Rani Yarubandi }; 590ba3fc649SRoja Rani Yarubandi 591ba3fc649SRoja Rani Yarubandi i2c5: i2c@894000 { 592ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-i2c"; 593ba3fc649SRoja Rani Yarubandi reg = <0 0x00894000 0 0x4000>; 594ba3fc649SRoja Rani Yarubandi clock-names = "se"; 595ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>; 596ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 597ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_i2c5_default>; 598ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 606 IRQ_TYPE_LEVEL_HIGH>; 599ba3fc649SRoja Rani Yarubandi #address-cells = <1>; 600ba3fc649SRoja Rani Yarubandi #size-cells = <0>; 601ba3fc649SRoja Rani Yarubandi status = "disabled"; 602ba3fc649SRoja Rani Yarubandi }; 603ba3fc649SRoja Rani Yarubandi 604ba3fc649SRoja Rani Yarubandi spi5: spi@894000 { 605ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-spi"; 606ba3fc649SRoja Rani Yarubandi reg = <0 0x00894000 0 0x4000>; 607ba3fc649SRoja Rani Yarubandi clock-names = "se"; 608ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>; 609ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 610ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_spi5_default>; 611ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 606 IRQ_TYPE_LEVEL_HIGH>; 612ba3fc649SRoja Rani Yarubandi #address-cells = <1>; 613ba3fc649SRoja Rani Yarubandi #size-cells = <0>; 614ba3fc649SRoja Rani Yarubandi status = "disabled"; 615ba3fc649SRoja Rani Yarubandi }; 616ba3fc649SRoja Rani Yarubandi 617ba3fc649SRoja Rani Yarubandi uart5: serial@894000 { 618ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-uart"; 619ba3fc649SRoja Rani Yarubandi reg = <0 0x00894000 0 0x4000>; 620ba3fc649SRoja Rani Yarubandi clock-names = "se"; 621ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>; 622ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 623ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_uart5_default>; 624ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 606 IRQ_TYPE_LEVEL_HIGH>; 625ba3fc649SRoja Rani Yarubandi status = "disabled"; 626ba3fc649SRoja Rani Yarubandi }; 627ba3fc649SRoja Rani Yarubandi }; 628ba3fc649SRoja Rani Yarubandi 62990db71e4SRajendra Nayak qupv3_id_1: geniqup@ac0000 { 63090db71e4SRajendra Nayak compatible = "qcom,geni-se-qup"; 63190db71e4SRajendra Nayak reg = <0 0x00ac0000 0 0x6000>; 63290db71e4SRajendra Nayak clock-names = "m-ahb", "s-ahb"; 63390db71e4SRajendra Nayak clocks = <&gcc GCC_QUPV3_WRAP_1_M_AHB_CLK>, 63490db71e4SRajendra Nayak <&gcc GCC_QUPV3_WRAP_1_S_AHB_CLK>; 63590db71e4SRajendra Nayak #address-cells = <2>; 63690db71e4SRajendra Nayak #size-cells = <2>; 63790db71e4SRajendra Nayak ranges; 6383d60d80aSSai Prakash Ranjan iommus = <&apps_smmu 0x4c3 0x0>; 63990db71e4SRajendra Nayak status = "disabled"; 64090db71e4SRajendra Nayak 641ba3fc649SRoja Rani Yarubandi i2c6: i2c@a80000 { 642ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-i2c"; 643ba3fc649SRoja Rani Yarubandi reg = <0 0x00a80000 0 0x4000>; 644ba3fc649SRoja Rani Yarubandi clock-names = "se"; 645ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>; 646ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 647ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_i2c6_default>; 648ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>; 649ba3fc649SRoja Rani Yarubandi #address-cells = <1>; 650ba3fc649SRoja Rani Yarubandi #size-cells = <0>; 651ba3fc649SRoja Rani Yarubandi status = "disabled"; 652ba3fc649SRoja Rani Yarubandi }; 653ba3fc649SRoja Rani Yarubandi 654ba3fc649SRoja Rani Yarubandi spi6: spi@a80000 { 655ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-spi"; 656ba3fc649SRoja Rani Yarubandi reg = <0 0x00a80000 0 0x4000>; 657ba3fc649SRoja Rani Yarubandi clock-names = "se"; 658ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>; 659ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 660ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_spi6_default>; 661ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>; 662ba3fc649SRoja Rani Yarubandi #address-cells = <1>; 663ba3fc649SRoja Rani Yarubandi #size-cells = <0>; 664ba3fc649SRoja Rani Yarubandi status = "disabled"; 665ba3fc649SRoja Rani Yarubandi }; 666ba3fc649SRoja Rani Yarubandi 667ba3fc649SRoja Rani Yarubandi uart6: serial@a80000 { 668ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-uart"; 669ba3fc649SRoja Rani Yarubandi reg = <0 0x00a80000 0 0x4000>; 670ba3fc649SRoja Rani Yarubandi clock-names = "se"; 671ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>; 672ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 673ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_uart6_default>; 674ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>; 675ba3fc649SRoja Rani Yarubandi status = "disabled"; 676ba3fc649SRoja Rani Yarubandi }; 677ba3fc649SRoja Rani Yarubandi 678ba3fc649SRoja Rani Yarubandi i2c7: i2c@a84000 { 679ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-i2c"; 680ba3fc649SRoja Rani Yarubandi reg = <0 0x00a84000 0 0x4000>; 681ba3fc649SRoja Rani Yarubandi clock-names = "se"; 682ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP1_S1_CLK>; 683ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 684ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_i2c7_default>; 685ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>; 686ba3fc649SRoja Rani Yarubandi #address-cells = <1>; 687ba3fc649SRoja Rani Yarubandi #size-cells = <0>; 688ba3fc649SRoja Rani Yarubandi status = "disabled"; 689ba3fc649SRoja Rani Yarubandi }; 690ba3fc649SRoja Rani Yarubandi 691ba3fc649SRoja Rani Yarubandi uart7: serial@a84000 { 692ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-uart"; 693ba3fc649SRoja Rani Yarubandi reg = <0 0x00a84000 0 0x4000>; 694ba3fc649SRoja Rani Yarubandi clock-names = "se"; 695ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP1_S1_CLK>; 696ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 697ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_uart7_default>; 698ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>; 699ba3fc649SRoja Rani Yarubandi status = "disabled"; 700ba3fc649SRoja Rani Yarubandi }; 701ba3fc649SRoja Rani Yarubandi 702ba3fc649SRoja Rani Yarubandi i2c8: i2c@a88000 { 703ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-i2c"; 704ba3fc649SRoja Rani Yarubandi reg = <0 0x00a88000 0 0x4000>; 705ba3fc649SRoja Rani Yarubandi clock-names = "se"; 706ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP1_S2_CLK>; 707ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 708ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_i2c8_default>; 709ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>; 710ba3fc649SRoja Rani Yarubandi #address-cells = <1>; 711ba3fc649SRoja Rani Yarubandi #size-cells = <0>; 712ba3fc649SRoja Rani Yarubandi status = "disabled"; 713ba3fc649SRoja Rani Yarubandi }; 714ba3fc649SRoja Rani Yarubandi 715ba3fc649SRoja Rani Yarubandi spi8: spi@a88000 { 716ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-spi"; 717ba3fc649SRoja Rani Yarubandi reg = <0 0x00a88000 0 0x4000>; 718ba3fc649SRoja Rani Yarubandi clock-names = "se"; 719ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP1_S2_CLK>; 720ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 721ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_spi8_default>; 722ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>; 723ba3fc649SRoja Rani Yarubandi #address-cells = <1>; 724ba3fc649SRoja Rani Yarubandi #size-cells = <0>; 725ba3fc649SRoja Rani Yarubandi status = "disabled"; 726ba3fc649SRoja Rani Yarubandi }; 727ba3fc649SRoja Rani Yarubandi 72890db71e4SRajendra Nayak uart8: serial@a88000 { 72990db71e4SRajendra Nayak compatible = "qcom,geni-debug-uart"; 73090db71e4SRajendra Nayak reg = <0 0x00a88000 0 0x4000>; 73190db71e4SRajendra Nayak clock-names = "se"; 73290db71e4SRajendra Nayak clocks = <&gcc GCC_QUPV3_WRAP1_S2_CLK>; 73390db71e4SRajendra Nayak pinctrl-names = "default"; 73490db71e4SRajendra Nayak pinctrl-0 = <&qup_uart8_default>; 73590db71e4SRajendra Nayak interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>; 73690db71e4SRajendra Nayak status = "disabled"; 73790db71e4SRajendra Nayak }; 738ba3fc649SRoja Rani Yarubandi 739ba3fc649SRoja Rani Yarubandi i2c9: i2c@a8c000 { 740ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-i2c"; 741ba3fc649SRoja Rani Yarubandi reg = <0 0x00a8c000 0 0x4000>; 742ba3fc649SRoja Rani Yarubandi clock-names = "se"; 743ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP1_S3_CLK>; 744ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 745ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_i2c9_default>; 746ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>; 747ba3fc649SRoja Rani Yarubandi #address-cells = <1>; 748ba3fc649SRoja Rani Yarubandi #size-cells = <0>; 749ba3fc649SRoja Rani Yarubandi status = "disabled"; 750ba3fc649SRoja Rani Yarubandi }; 751ba3fc649SRoja Rani Yarubandi 752ba3fc649SRoja Rani Yarubandi uart9: serial@a8c000 { 753ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-uart"; 754ba3fc649SRoja Rani Yarubandi reg = <0 0x00a8c000 0 0x4000>; 755ba3fc649SRoja Rani Yarubandi clock-names = "se"; 756ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP1_S3_CLK>; 757ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 758ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_uart9_default>; 759ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>; 760ba3fc649SRoja Rani Yarubandi status = "disabled"; 761ba3fc649SRoja Rani Yarubandi }; 762ba3fc649SRoja Rani Yarubandi 763ba3fc649SRoja Rani Yarubandi i2c10: i2c@a90000 { 764ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-i2c"; 765ba3fc649SRoja Rani Yarubandi reg = <0 0x00a90000 0 0x4000>; 766ba3fc649SRoja Rani Yarubandi clock-names = "se"; 767ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP1_S4_CLK>; 768ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 769ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_i2c10_default>; 770ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>; 771ba3fc649SRoja Rani Yarubandi #address-cells = <1>; 772ba3fc649SRoja Rani Yarubandi #size-cells = <0>; 773ba3fc649SRoja Rani Yarubandi status = "disabled"; 774ba3fc649SRoja Rani Yarubandi }; 775ba3fc649SRoja Rani Yarubandi 776ba3fc649SRoja Rani Yarubandi spi10: spi@a90000 { 777ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-spi"; 778ba3fc649SRoja Rani Yarubandi reg = <0 0x00a90000 0 0x4000>; 779ba3fc649SRoja Rani Yarubandi clock-names = "se"; 780ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP1_S4_CLK>; 781ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 782ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_spi10_default>; 783ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>; 784ba3fc649SRoja Rani Yarubandi #address-cells = <1>; 785ba3fc649SRoja Rani Yarubandi #size-cells = <0>; 786ba3fc649SRoja Rani Yarubandi status = "disabled"; 787ba3fc649SRoja Rani Yarubandi }; 788ba3fc649SRoja Rani Yarubandi 789ba3fc649SRoja Rani Yarubandi uart10: serial@a90000 { 790ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-uart"; 791ba3fc649SRoja Rani Yarubandi reg = <0 0x00a90000 0 0x4000>; 792ba3fc649SRoja Rani Yarubandi clock-names = "se"; 793ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP1_S4_CLK>; 794ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 795ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_uart10_default>; 796ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>; 797ba3fc649SRoja Rani Yarubandi status = "disabled"; 798ba3fc649SRoja Rani Yarubandi }; 799ba3fc649SRoja Rani Yarubandi 800ba3fc649SRoja Rani Yarubandi i2c11: i2c@a94000 { 801ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-i2c"; 802ba3fc649SRoja Rani Yarubandi reg = <0 0x00a94000 0 0x4000>; 803ba3fc649SRoja Rani Yarubandi clock-names = "se"; 804ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP1_S5_CLK>; 805ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 806ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_i2c11_default>; 807ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>; 808ba3fc649SRoja Rani Yarubandi #address-cells = <1>; 809ba3fc649SRoja Rani Yarubandi #size-cells = <0>; 810ba3fc649SRoja Rani Yarubandi status = "disabled"; 811ba3fc649SRoja Rani Yarubandi }; 812ba3fc649SRoja Rani Yarubandi 813ba3fc649SRoja Rani Yarubandi spi11: spi@a94000 { 814ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-spi"; 815ba3fc649SRoja Rani Yarubandi reg = <0 0x00a94000 0 0x4000>; 816ba3fc649SRoja Rani Yarubandi clock-names = "se"; 817ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP1_S5_CLK>; 818ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 819ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_spi11_default>; 820ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>; 821ba3fc649SRoja Rani Yarubandi #address-cells = <1>; 822ba3fc649SRoja Rani Yarubandi #size-cells = <0>; 823ba3fc649SRoja Rani Yarubandi status = "disabled"; 824ba3fc649SRoja Rani Yarubandi }; 825ba3fc649SRoja Rani Yarubandi 826ba3fc649SRoja Rani Yarubandi uart11: serial@a94000 { 827ba3fc649SRoja Rani Yarubandi compatible = "qcom,geni-uart"; 828ba3fc649SRoja Rani Yarubandi reg = <0 0x00a94000 0 0x4000>; 829ba3fc649SRoja Rani Yarubandi clock-names = "se"; 830ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QUPV3_WRAP1_S5_CLK>; 831ba3fc649SRoja Rani Yarubandi pinctrl-names = "default"; 832ba3fc649SRoja Rani Yarubandi pinctrl-0 = <&qup_uart11_default>; 833ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>; 834ba3fc649SRoja Rani Yarubandi status = "disabled"; 835ba3fc649SRoja Rani Yarubandi }; 83690db71e4SRajendra Nayak }; 83790db71e4SRajendra Nayak 838f5ab220dSSibi Sankar tcsr_mutex_regs: syscon@1f40000 { 839f5ab220dSSibi Sankar compatible = "syscon"; 840f5ab220dSSibi Sankar reg = <0 0x01f40000 0 0x40000>; 841f5ab220dSSibi Sankar }; 842f5ab220dSSibi Sankar 84390db71e4SRajendra Nayak tlmm: pinctrl@3500000 { 84490db71e4SRajendra Nayak compatible = "qcom,sc7180-pinctrl"; 84590db71e4SRajendra Nayak reg = <0 0x03500000 0 0x300000>, 84690db71e4SRajendra Nayak <0 0x03900000 0 0x300000>, 84790db71e4SRajendra Nayak <0 0x03d00000 0 0x300000>; 84890db71e4SRajendra Nayak reg-names = "west", "north", "south"; 84990db71e4SRajendra Nayak interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>; 85090db71e4SRajendra Nayak gpio-controller; 85190db71e4SRajendra Nayak #gpio-cells = <2>; 85290db71e4SRajendra Nayak interrupt-controller; 85390db71e4SRajendra Nayak #interrupt-cells = <2>; 85490db71e4SRajendra Nayak gpio-ranges = <&tlmm 0 0 120>; 855456d677cSMaulik Shah wakeup-parent = <&pdc>; 85690db71e4SRajendra Nayak 857ba3fc649SRoja Rani Yarubandi qspi_clk: qspi-clk { 858ba3fc649SRoja Rani Yarubandi pinmux { 859ba3fc649SRoja Rani Yarubandi pins = "gpio63"; 860ba3fc649SRoja Rani Yarubandi function = "qspi_clk"; 861ba3fc649SRoja Rani Yarubandi }; 862ba3fc649SRoja Rani Yarubandi }; 863ba3fc649SRoja Rani Yarubandi 864ba3fc649SRoja Rani Yarubandi qspi_cs0: qspi-cs0 { 865ba3fc649SRoja Rani Yarubandi pinmux { 866ba3fc649SRoja Rani Yarubandi pins = "gpio68"; 867ba3fc649SRoja Rani Yarubandi function = "qspi_cs"; 868ba3fc649SRoja Rani Yarubandi }; 869ba3fc649SRoja Rani Yarubandi }; 870ba3fc649SRoja Rani Yarubandi 871ba3fc649SRoja Rani Yarubandi qspi_cs1: qspi-cs1 { 872ba3fc649SRoja Rani Yarubandi pinmux { 873ba3fc649SRoja Rani Yarubandi pins = "gpio72"; 874ba3fc649SRoja Rani Yarubandi function = "qspi_cs"; 875ba3fc649SRoja Rani Yarubandi }; 876ba3fc649SRoja Rani Yarubandi }; 877ba3fc649SRoja Rani Yarubandi 878ba3fc649SRoja Rani Yarubandi qspi_data01: qspi-data01 { 879ba3fc649SRoja Rani Yarubandi pinmux-data { 880ba3fc649SRoja Rani Yarubandi pins = "gpio64", "gpio65"; 881ba3fc649SRoja Rani Yarubandi function = "qspi_data"; 882ba3fc649SRoja Rani Yarubandi }; 883ba3fc649SRoja Rani Yarubandi }; 884ba3fc649SRoja Rani Yarubandi 885ba3fc649SRoja Rani Yarubandi qspi_data12: qspi-data12 { 886ba3fc649SRoja Rani Yarubandi pinmux-data { 887ba3fc649SRoja Rani Yarubandi pins = "gpio66", "gpio67"; 888ba3fc649SRoja Rani Yarubandi function = "qspi_data"; 889ba3fc649SRoja Rani Yarubandi }; 890ba3fc649SRoja Rani Yarubandi }; 891ba3fc649SRoja Rani Yarubandi 892ba3fc649SRoja Rani Yarubandi qup_i2c0_default: qup-i2c0-default { 893ba3fc649SRoja Rani Yarubandi pinmux { 894ba3fc649SRoja Rani Yarubandi pins = "gpio34", "gpio35"; 895ba3fc649SRoja Rani Yarubandi function = "qup00"; 896ba3fc649SRoja Rani Yarubandi }; 897ba3fc649SRoja Rani Yarubandi }; 898ba3fc649SRoja Rani Yarubandi 899ba3fc649SRoja Rani Yarubandi qup_i2c1_default: qup-i2c1-default { 900ba3fc649SRoja Rani Yarubandi pinmux { 901ba3fc649SRoja Rani Yarubandi pins = "gpio0", "gpio1"; 902ba3fc649SRoja Rani Yarubandi function = "qup01"; 903ba3fc649SRoja Rani Yarubandi }; 904ba3fc649SRoja Rani Yarubandi }; 905ba3fc649SRoja Rani Yarubandi 906ba3fc649SRoja Rani Yarubandi qup_i2c2_default: qup-i2c2-default { 907ba3fc649SRoja Rani Yarubandi pinmux { 908ba3fc649SRoja Rani Yarubandi pins = "gpio15", "gpio16"; 90929c5cb64SDouglas Anderson function = "qup02_i2c"; 910ba3fc649SRoja Rani Yarubandi }; 911ba3fc649SRoja Rani Yarubandi }; 912ba3fc649SRoja Rani Yarubandi 913ba3fc649SRoja Rani Yarubandi qup_i2c3_default: qup-i2c3-default { 914ba3fc649SRoja Rani Yarubandi pinmux { 915ba3fc649SRoja Rani Yarubandi pins = "gpio38", "gpio39"; 916ba3fc649SRoja Rani Yarubandi function = "qup03"; 917ba3fc649SRoja Rani Yarubandi }; 918ba3fc649SRoja Rani Yarubandi }; 919ba3fc649SRoja Rani Yarubandi 920ba3fc649SRoja Rani Yarubandi qup_i2c4_default: qup-i2c4-default { 921ba3fc649SRoja Rani Yarubandi pinmux { 922ba3fc649SRoja Rani Yarubandi pins = "gpio115", "gpio116"; 92329c5cb64SDouglas Anderson function = "qup04_i2c"; 924ba3fc649SRoja Rani Yarubandi }; 925ba3fc649SRoja Rani Yarubandi }; 926ba3fc649SRoja Rani Yarubandi 927ba3fc649SRoja Rani Yarubandi qup_i2c5_default: qup-i2c5-default { 928ba3fc649SRoja Rani Yarubandi pinmux { 929ba3fc649SRoja Rani Yarubandi pins = "gpio25", "gpio26"; 930ba3fc649SRoja Rani Yarubandi function = "qup05"; 931ba3fc649SRoja Rani Yarubandi }; 932ba3fc649SRoja Rani Yarubandi }; 933ba3fc649SRoja Rani Yarubandi 934ba3fc649SRoja Rani Yarubandi qup_i2c6_default: qup-i2c6-default { 935ba3fc649SRoja Rani Yarubandi pinmux { 936ba3fc649SRoja Rani Yarubandi pins = "gpio59", "gpio60"; 937ba3fc649SRoja Rani Yarubandi function = "qup10"; 938ba3fc649SRoja Rani Yarubandi }; 939ba3fc649SRoja Rani Yarubandi }; 940ba3fc649SRoja Rani Yarubandi 941ba3fc649SRoja Rani Yarubandi qup_i2c7_default: qup-i2c7-default { 942ba3fc649SRoja Rani Yarubandi pinmux { 943ba3fc649SRoja Rani Yarubandi pins = "gpio6", "gpio7"; 94429c5cb64SDouglas Anderson function = "qup11_i2c"; 945ba3fc649SRoja Rani Yarubandi }; 946ba3fc649SRoja Rani Yarubandi }; 947ba3fc649SRoja Rani Yarubandi 948ba3fc649SRoja Rani Yarubandi qup_i2c8_default: qup-i2c8-default { 949ba3fc649SRoja Rani Yarubandi pinmux { 950ba3fc649SRoja Rani Yarubandi pins = "gpio42", "gpio43"; 951ba3fc649SRoja Rani Yarubandi function = "qup12"; 952ba3fc649SRoja Rani Yarubandi }; 953ba3fc649SRoja Rani Yarubandi }; 954ba3fc649SRoja Rani Yarubandi 955ba3fc649SRoja Rani Yarubandi qup_i2c9_default: qup-i2c9-default { 956ba3fc649SRoja Rani Yarubandi pinmux { 957ba3fc649SRoja Rani Yarubandi pins = "gpio46", "gpio47"; 95829c5cb64SDouglas Anderson function = "qup13_i2c"; 959ba3fc649SRoja Rani Yarubandi }; 960ba3fc649SRoja Rani Yarubandi }; 961ba3fc649SRoja Rani Yarubandi 962ba3fc649SRoja Rani Yarubandi qup_i2c10_default: qup-i2c10-default { 963ba3fc649SRoja Rani Yarubandi pinmux { 964ba3fc649SRoja Rani Yarubandi pins = "gpio86", "gpio87"; 965ba3fc649SRoja Rani Yarubandi function = "qup14"; 966ba3fc649SRoja Rani Yarubandi }; 967ba3fc649SRoja Rani Yarubandi }; 968ba3fc649SRoja Rani Yarubandi 969ba3fc649SRoja Rani Yarubandi qup_i2c11_default: qup-i2c11-default { 970ba3fc649SRoja Rani Yarubandi pinmux { 971ba3fc649SRoja Rani Yarubandi pins = "gpio53", "gpio54"; 972ba3fc649SRoja Rani Yarubandi function = "qup15"; 973ba3fc649SRoja Rani Yarubandi }; 974ba3fc649SRoja Rani Yarubandi }; 975ba3fc649SRoja Rani Yarubandi 976ba3fc649SRoja Rani Yarubandi qup_spi0_default: qup-spi0-default { 977ba3fc649SRoja Rani Yarubandi pinmux { 978ba3fc649SRoja Rani Yarubandi pins = "gpio34", "gpio35", 979ba3fc649SRoja Rani Yarubandi "gpio36", "gpio37"; 980ba3fc649SRoja Rani Yarubandi function = "qup00"; 981ba3fc649SRoja Rani Yarubandi }; 982ba3fc649SRoja Rani Yarubandi }; 983ba3fc649SRoja Rani Yarubandi 984ba3fc649SRoja Rani Yarubandi qup_spi1_default: qup-spi1-default { 985ba3fc649SRoja Rani Yarubandi pinmux { 986ba3fc649SRoja Rani Yarubandi pins = "gpio0", "gpio1", 987d8b076b8SRajendra Nayak "gpio2", "gpio3"; 988ba3fc649SRoja Rani Yarubandi function = "qup01"; 989ba3fc649SRoja Rani Yarubandi }; 990ba3fc649SRoja Rani Yarubandi }; 991ba3fc649SRoja Rani Yarubandi 992ba3fc649SRoja Rani Yarubandi qup_spi3_default: qup-spi3-default { 993ba3fc649SRoja Rani Yarubandi pinmux { 994ba3fc649SRoja Rani Yarubandi pins = "gpio38", "gpio39", 995ba3fc649SRoja Rani Yarubandi "gpio40", "gpio41"; 996ba3fc649SRoja Rani Yarubandi function = "qup03"; 997ba3fc649SRoja Rani Yarubandi }; 998ba3fc649SRoja Rani Yarubandi }; 999ba3fc649SRoja Rani Yarubandi 1000ba3fc649SRoja Rani Yarubandi qup_spi5_default: qup-spi5-default { 1001ba3fc649SRoja Rani Yarubandi pinmux { 1002ba3fc649SRoja Rani Yarubandi pins = "gpio25", "gpio26", 1003ba3fc649SRoja Rani Yarubandi "gpio27", "gpio28"; 1004ba3fc649SRoja Rani Yarubandi function = "qup05"; 1005ba3fc649SRoja Rani Yarubandi }; 1006ba3fc649SRoja Rani Yarubandi }; 1007ba3fc649SRoja Rani Yarubandi 1008ba3fc649SRoja Rani Yarubandi qup_spi6_default: qup-spi6-default { 1009ba3fc649SRoja Rani Yarubandi pinmux { 1010ba3fc649SRoja Rani Yarubandi pins = "gpio59", "gpio60", 1011d8b076b8SRajendra Nayak "gpio61", "gpio62"; 1012ba3fc649SRoja Rani Yarubandi function = "qup10"; 1013ba3fc649SRoja Rani Yarubandi }; 1014ba3fc649SRoja Rani Yarubandi }; 1015ba3fc649SRoja Rani Yarubandi 1016ba3fc649SRoja Rani Yarubandi qup_spi8_default: qup-spi8-default { 1017ba3fc649SRoja Rani Yarubandi pinmux { 1018ba3fc649SRoja Rani Yarubandi pins = "gpio42", "gpio43", 1019ba3fc649SRoja Rani Yarubandi "gpio44", "gpio45"; 1020ba3fc649SRoja Rani Yarubandi function = "qup12"; 1021ba3fc649SRoja Rani Yarubandi }; 1022ba3fc649SRoja Rani Yarubandi }; 1023ba3fc649SRoja Rani Yarubandi 1024ba3fc649SRoja Rani Yarubandi qup_spi10_default: qup-spi10-default { 1025ba3fc649SRoja Rani Yarubandi pinmux { 1026ba3fc649SRoja Rani Yarubandi pins = "gpio86", "gpio87", 1027d8b076b8SRajendra Nayak "gpio88", "gpio89"; 1028ba3fc649SRoja Rani Yarubandi function = "qup14"; 1029ba3fc649SRoja Rani Yarubandi }; 1030ba3fc649SRoja Rani Yarubandi }; 1031ba3fc649SRoja Rani Yarubandi 1032ba3fc649SRoja Rani Yarubandi qup_spi11_default: qup-spi11-default { 1033ba3fc649SRoja Rani Yarubandi pinmux { 1034ba3fc649SRoja Rani Yarubandi pins = "gpio53", "gpio54", 1035ba3fc649SRoja Rani Yarubandi "gpio55", "gpio56"; 1036ba3fc649SRoja Rani Yarubandi function = "qup15"; 1037ba3fc649SRoja Rani Yarubandi }; 1038ba3fc649SRoja Rani Yarubandi }; 1039ba3fc649SRoja Rani Yarubandi 1040ba3fc649SRoja Rani Yarubandi qup_uart0_default: qup-uart0-default { 1041ba3fc649SRoja Rani Yarubandi pinmux { 1042ba3fc649SRoja Rani Yarubandi pins = "gpio34", "gpio35", 1043ba3fc649SRoja Rani Yarubandi "gpio36", "gpio37"; 1044ba3fc649SRoja Rani Yarubandi function = "qup00"; 1045ba3fc649SRoja Rani Yarubandi }; 1046ba3fc649SRoja Rani Yarubandi }; 1047ba3fc649SRoja Rani Yarubandi 1048ba3fc649SRoja Rani Yarubandi qup_uart1_default: qup-uart1-default { 1049ba3fc649SRoja Rani Yarubandi pinmux { 1050ba3fc649SRoja Rani Yarubandi pins = "gpio0", "gpio1", 1051ba3fc649SRoja Rani Yarubandi "gpio2", "gpio3"; 1052ba3fc649SRoja Rani Yarubandi function = "qup01"; 1053ba3fc649SRoja Rani Yarubandi }; 1054ba3fc649SRoja Rani Yarubandi }; 1055ba3fc649SRoja Rani Yarubandi 1056ba3fc649SRoja Rani Yarubandi qup_uart2_default: qup-uart2-default { 1057ba3fc649SRoja Rani Yarubandi pinmux { 1058ba3fc649SRoja Rani Yarubandi pins = "gpio15", "gpio16"; 105929c5cb64SDouglas Anderson function = "qup02_uart"; 1060ba3fc649SRoja Rani Yarubandi }; 1061ba3fc649SRoja Rani Yarubandi }; 1062ba3fc649SRoja Rani Yarubandi 1063ba3fc649SRoja Rani Yarubandi qup_uart3_default: qup-uart3-default { 1064ba3fc649SRoja Rani Yarubandi pinmux { 1065ba3fc649SRoja Rani Yarubandi pins = "gpio38", "gpio39", 1066ba3fc649SRoja Rani Yarubandi "gpio40", "gpio41"; 1067ba3fc649SRoja Rani Yarubandi function = "qup03"; 1068ba3fc649SRoja Rani Yarubandi }; 1069ba3fc649SRoja Rani Yarubandi }; 1070ba3fc649SRoja Rani Yarubandi 1071ba3fc649SRoja Rani Yarubandi qup_uart4_default: qup-uart4-default { 1072ba3fc649SRoja Rani Yarubandi pinmux { 1073ba3fc649SRoja Rani Yarubandi pins = "gpio115", "gpio116"; 107429c5cb64SDouglas Anderson function = "qup04_uart"; 1075ba3fc649SRoja Rani Yarubandi }; 1076ba3fc649SRoja Rani Yarubandi }; 1077ba3fc649SRoja Rani Yarubandi 1078ba3fc649SRoja Rani Yarubandi qup_uart5_default: qup-uart5-default { 1079ba3fc649SRoja Rani Yarubandi pinmux { 1080ba3fc649SRoja Rani Yarubandi pins = "gpio25", "gpio26", 1081ba3fc649SRoja Rani Yarubandi "gpio27", "gpio28"; 1082ba3fc649SRoja Rani Yarubandi function = "qup05"; 1083ba3fc649SRoja Rani Yarubandi }; 1084ba3fc649SRoja Rani Yarubandi }; 1085ba3fc649SRoja Rani Yarubandi 1086ba3fc649SRoja Rani Yarubandi qup_uart6_default: qup-uart6-default { 1087ba3fc649SRoja Rani Yarubandi pinmux { 1088ba3fc649SRoja Rani Yarubandi pins = "gpio59", "gpio60", 1089ba3fc649SRoja Rani Yarubandi "gpio61", "gpio62"; 1090ba3fc649SRoja Rani Yarubandi function = "qup10"; 1091ba3fc649SRoja Rani Yarubandi }; 1092ba3fc649SRoja Rani Yarubandi }; 1093ba3fc649SRoja Rani Yarubandi 1094ba3fc649SRoja Rani Yarubandi qup_uart7_default: qup-uart7-default { 1095ba3fc649SRoja Rani Yarubandi pinmux { 1096ba3fc649SRoja Rani Yarubandi pins = "gpio6", "gpio7"; 109729c5cb64SDouglas Anderson function = "qup11_uart"; 1098ba3fc649SRoja Rani Yarubandi }; 1099ba3fc649SRoja Rani Yarubandi }; 1100ba3fc649SRoja Rani Yarubandi 110190db71e4SRajendra Nayak qup_uart8_default: qup-uart8-default { 110290db71e4SRajendra Nayak pinmux { 110390db71e4SRajendra Nayak pins = "gpio44", "gpio45"; 110490db71e4SRajendra Nayak function = "qup12"; 110590db71e4SRajendra Nayak }; 110690db71e4SRajendra Nayak }; 1107ba3fc649SRoja Rani Yarubandi 1108ba3fc649SRoja Rani Yarubandi qup_uart9_default: qup-uart9-default { 1109ba3fc649SRoja Rani Yarubandi pinmux { 1110ba3fc649SRoja Rani Yarubandi pins = "gpio46", "gpio47"; 111129c5cb64SDouglas Anderson function = "qup13_uart"; 1112ba3fc649SRoja Rani Yarubandi }; 1113ba3fc649SRoja Rani Yarubandi }; 1114ba3fc649SRoja Rani Yarubandi 1115ba3fc649SRoja Rani Yarubandi qup_uart10_default: qup-uart10-default { 1116ba3fc649SRoja Rani Yarubandi pinmux { 1117ba3fc649SRoja Rani Yarubandi pins = "gpio86", "gpio87", 1118ba3fc649SRoja Rani Yarubandi "gpio88", "gpio89"; 1119ba3fc649SRoja Rani Yarubandi function = "qup14"; 1120ba3fc649SRoja Rani Yarubandi }; 1121ba3fc649SRoja Rani Yarubandi }; 1122ba3fc649SRoja Rani Yarubandi 1123ba3fc649SRoja Rani Yarubandi qup_uart11_default: qup-uart11-default { 1124ba3fc649SRoja Rani Yarubandi pinmux { 1125ba3fc649SRoja Rani Yarubandi pins = "gpio53", "gpio54", 1126ba3fc649SRoja Rani Yarubandi "gpio55", "gpio56"; 1127ba3fc649SRoja Rani Yarubandi function = "qup15"; 1128ba3fc649SRoja Rani Yarubandi }; 1129ba3fc649SRoja Rani Yarubandi }; 113024254a8eSVeerabhadrarao Badiganti 113124254a8eSVeerabhadrarao Badiganti sdc1_on: sdc1-on { 113224254a8eSVeerabhadrarao Badiganti pinconf-clk { 113324254a8eSVeerabhadrarao Badiganti pins = "sdc1_clk"; 113424254a8eSVeerabhadrarao Badiganti bias-disable; 113524254a8eSVeerabhadrarao Badiganti drive-strength = <16>; 113624254a8eSVeerabhadrarao Badiganti }; 113724254a8eSVeerabhadrarao Badiganti 113824254a8eSVeerabhadrarao Badiganti pinconf-cmd { 113924254a8eSVeerabhadrarao Badiganti pins = "sdc1_cmd"; 114024254a8eSVeerabhadrarao Badiganti bias-pull-up; 114124254a8eSVeerabhadrarao Badiganti drive-strength = <10>; 114224254a8eSVeerabhadrarao Badiganti }; 114324254a8eSVeerabhadrarao Badiganti 114424254a8eSVeerabhadrarao Badiganti pinconf-data { 114524254a8eSVeerabhadrarao Badiganti pins = "sdc1_data"; 114624254a8eSVeerabhadrarao Badiganti bias-pull-up; 114724254a8eSVeerabhadrarao Badiganti drive-strength = <10>; 114824254a8eSVeerabhadrarao Badiganti }; 114924254a8eSVeerabhadrarao Badiganti 115024254a8eSVeerabhadrarao Badiganti pinconf-rclk { 115124254a8eSVeerabhadrarao Badiganti pins = "sdc1_rclk"; 115224254a8eSVeerabhadrarao Badiganti bias-pull-down; 115324254a8eSVeerabhadrarao Badiganti }; 115424254a8eSVeerabhadrarao Badiganti }; 115524254a8eSVeerabhadrarao Badiganti 115624254a8eSVeerabhadrarao Badiganti sdc1_off: sdc1-off { 115724254a8eSVeerabhadrarao Badiganti pinconf-clk { 115824254a8eSVeerabhadrarao Badiganti pins = "sdc1_clk"; 115924254a8eSVeerabhadrarao Badiganti bias-disable; 116024254a8eSVeerabhadrarao Badiganti drive-strength = <2>; 116124254a8eSVeerabhadrarao Badiganti }; 116224254a8eSVeerabhadrarao Badiganti 116324254a8eSVeerabhadrarao Badiganti pinconf-cmd { 116424254a8eSVeerabhadrarao Badiganti pins = "sdc1_cmd"; 116524254a8eSVeerabhadrarao Badiganti bias-pull-up; 116624254a8eSVeerabhadrarao Badiganti drive-strength = <2>; 116724254a8eSVeerabhadrarao Badiganti }; 116824254a8eSVeerabhadrarao Badiganti 116924254a8eSVeerabhadrarao Badiganti pinconf-data { 117024254a8eSVeerabhadrarao Badiganti pins = "sdc1_data"; 117124254a8eSVeerabhadrarao Badiganti bias-pull-up; 117224254a8eSVeerabhadrarao Badiganti drive-strength = <2>; 117324254a8eSVeerabhadrarao Badiganti }; 117424254a8eSVeerabhadrarao Badiganti 117524254a8eSVeerabhadrarao Badiganti pinconf-rclk { 117624254a8eSVeerabhadrarao Badiganti pins = "sdc1_rclk"; 117724254a8eSVeerabhadrarao Badiganti bias-pull-down; 117824254a8eSVeerabhadrarao Badiganti }; 117924254a8eSVeerabhadrarao Badiganti }; 118024254a8eSVeerabhadrarao Badiganti 118124254a8eSVeerabhadrarao Badiganti sdc2_on: sdc2-on { 118224254a8eSVeerabhadrarao Badiganti pinconf-clk { 118324254a8eSVeerabhadrarao Badiganti pins = "sdc2_clk"; 118424254a8eSVeerabhadrarao Badiganti bias-disable; 118524254a8eSVeerabhadrarao Badiganti drive-strength = <16>; 118624254a8eSVeerabhadrarao Badiganti }; 118724254a8eSVeerabhadrarao Badiganti 118824254a8eSVeerabhadrarao Badiganti pinconf-cmd { 118924254a8eSVeerabhadrarao Badiganti pins = "sdc2_cmd"; 119024254a8eSVeerabhadrarao Badiganti bias-pull-up; 119124254a8eSVeerabhadrarao Badiganti drive-strength = <10>; 119224254a8eSVeerabhadrarao Badiganti }; 119324254a8eSVeerabhadrarao Badiganti 119424254a8eSVeerabhadrarao Badiganti pinconf-data { 119524254a8eSVeerabhadrarao Badiganti pins = "sdc2_data"; 119624254a8eSVeerabhadrarao Badiganti bias-pull-up; 119724254a8eSVeerabhadrarao Badiganti drive-strength = <10>; 119824254a8eSVeerabhadrarao Badiganti }; 119924254a8eSVeerabhadrarao Badiganti 120024254a8eSVeerabhadrarao Badiganti pinconf-sd-cd { 120124254a8eSVeerabhadrarao Badiganti pins = "gpio69"; 120224254a8eSVeerabhadrarao Badiganti bias-pull-up; 120324254a8eSVeerabhadrarao Badiganti drive-strength = <2>; 120424254a8eSVeerabhadrarao Badiganti }; 120524254a8eSVeerabhadrarao Badiganti }; 120624254a8eSVeerabhadrarao Badiganti 120724254a8eSVeerabhadrarao Badiganti sdc2_off: sdc2-off { 120824254a8eSVeerabhadrarao Badiganti pinconf-clk { 120924254a8eSVeerabhadrarao Badiganti pins = "sdc2_clk"; 121024254a8eSVeerabhadrarao Badiganti bias-disable; 121124254a8eSVeerabhadrarao Badiganti drive-strength = <2>; 121224254a8eSVeerabhadrarao Badiganti }; 121324254a8eSVeerabhadrarao Badiganti 121424254a8eSVeerabhadrarao Badiganti pinconf-cmd { 121524254a8eSVeerabhadrarao Badiganti pins = "sdc2_cmd"; 121624254a8eSVeerabhadrarao Badiganti bias-pull-up; 121724254a8eSVeerabhadrarao Badiganti drive-strength = <2>; 121824254a8eSVeerabhadrarao Badiganti }; 121924254a8eSVeerabhadrarao Badiganti 122024254a8eSVeerabhadrarao Badiganti pinconf-data { 122124254a8eSVeerabhadrarao Badiganti pins = "sdc2_data"; 122224254a8eSVeerabhadrarao Badiganti bias-pull-up; 122324254a8eSVeerabhadrarao Badiganti drive-strength = <2>; 122424254a8eSVeerabhadrarao Badiganti }; 122524254a8eSVeerabhadrarao Badiganti 122624254a8eSVeerabhadrarao Badiganti pinconf-sd-cd { 122724254a8eSVeerabhadrarao Badiganti pins = "gpio69"; 122824254a8eSVeerabhadrarao Badiganti bias-disable; 122924254a8eSVeerabhadrarao Badiganti drive-strength = <2>; 123024254a8eSVeerabhadrarao Badiganti }; 123124254a8eSVeerabhadrarao Badiganti }; 123224254a8eSVeerabhadrarao Badiganti }; 123324254a8eSVeerabhadrarao Badiganti 123424254a8eSVeerabhadrarao Badiganti sdhc_2: sdhci@8804000 { 123524254a8eSVeerabhadrarao Badiganti compatible = "qcom,sc7180-sdhci", "qcom,sdhci-msm-v5"; 123624254a8eSVeerabhadrarao Badiganti reg = <0 0x08804000 0 0x1000>; 123724254a8eSVeerabhadrarao Badiganti reg-names = "hc_mem"; 123824254a8eSVeerabhadrarao Badiganti 123924254a8eSVeerabhadrarao Badiganti iommus = <&apps_smmu 0x80 0>; 124024254a8eSVeerabhadrarao Badiganti interrupts = <GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH>, 124124254a8eSVeerabhadrarao Badiganti <GIC_SPI 222 IRQ_TYPE_LEVEL_HIGH>; 124224254a8eSVeerabhadrarao Badiganti interrupt-names = "hc_irq", "pwr_irq"; 124324254a8eSVeerabhadrarao Badiganti 124424254a8eSVeerabhadrarao Badiganti clocks = <&gcc GCC_SDCC2_APPS_CLK>, 124524254a8eSVeerabhadrarao Badiganti <&gcc GCC_SDCC2_AHB_CLK>; 124624254a8eSVeerabhadrarao Badiganti clock-names = "core", "iface"; 124724254a8eSVeerabhadrarao Badiganti 124824254a8eSVeerabhadrarao Badiganti bus-width = <4>; 124924254a8eSVeerabhadrarao Badiganti 125024254a8eSVeerabhadrarao Badiganti status = "disabled"; 1251ba3fc649SRoja Rani Yarubandi }; 1252ba3fc649SRoja Rani Yarubandi 1253e07f8354STaniya Das gpucc: clock-controller@5090000 { 1254e07f8354STaniya Das compatible = "qcom,sc7180-gpucc"; 1255e07f8354STaniya Das reg = <0 0x05090000 0 0x9000>; 1256e07f8354STaniya Das clocks = <&rpmhcc RPMH_CXO_CLK>, 1257e07f8354STaniya Das <&gcc GCC_GPU_GPLL0_CLK_SRC>, 1258e07f8354STaniya Das <&gcc GCC_GPU_GPLL0_DIV_CLK_SRC>; 1259e07f8354STaniya Das clock-names = "bi_tcxo", 1260e07f8354STaniya Das "gcc_gpu_gpll0_clk_src", 1261e07f8354STaniya Das "gcc_gpu_gpll0_div_clk_src"; 1262e07f8354STaniya Das #clock-cells = <1>; 1263e07f8354STaniya Das #reset-cells = <1>; 1264e07f8354STaniya Das #power-domain-cells = <1>; 1265e07f8354STaniya Das }; 1266e07f8354STaniya Das 1267ba3fc649SRoja Rani Yarubandi qspi: spi@88dc000 { 1268ba3fc649SRoja Rani Yarubandi compatible = "qcom,qspi-v1"; 1269ba3fc649SRoja Rani Yarubandi reg = <0 0x088dc000 0 0x600>; 1270ba3fc649SRoja Rani Yarubandi #address-cells = <1>; 1271ba3fc649SRoja Rani Yarubandi #size-cells = <0>; 1272ba3fc649SRoja Rani Yarubandi interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>; 1273ba3fc649SRoja Rani Yarubandi clocks = <&gcc GCC_QSPI_CNOC_PERIPH_AHB_CLK>, 1274ba3fc649SRoja Rani Yarubandi <&gcc GCC_QSPI_CORE_CLK>; 1275ba3fc649SRoja Rani Yarubandi clock-names = "iface", "core"; 1276ba3fc649SRoja Rani Yarubandi status = "disabled"; 127790db71e4SRajendra Nayak }; 127890db71e4SRajendra Nayak 12790b766e7fSSandeep Maheswaram usb_1_hsphy: phy@88e3000 { 12800b766e7fSSandeep Maheswaram compatible = "qcom,sc7180-qusb2-phy"; 12810b766e7fSSandeep Maheswaram reg = <0 0x088e3000 0 0x400>; 12820b766e7fSSandeep Maheswaram status = "disabled"; 12830b766e7fSSandeep Maheswaram #phy-cells = <0>; 12840b766e7fSSandeep Maheswaram clocks = <&gcc GCC_USB_PHY_CFG_AHB2PHY_CLK>, 12850b766e7fSSandeep Maheswaram <&rpmhcc RPMH_CXO_CLK>; 12860b766e7fSSandeep Maheswaram clock-names = "cfg_ahb", "ref"; 12870b766e7fSSandeep Maheswaram resets = <&gcc GCC_QUSB2PHY_PRIM_BCR>; 12880b766e7fSSandeep Maheswaram 12890b766e7fSSandeep Maheswaram nvmem-cells = <&qusb2p_hstx_trim>; 12900b766e7fSSandeep Maheswaram }; 12910b766e7fSSandeep Maheswaram 1292fd916516SDouglas Anderson usb_1_qmpphy: phy-wrapper@88e9000 { 12930b766e7fSSandeep Maheswaram compatible = "qcom,sc7180-qmp-usb3-phy"; 12940b766e7fSSandeep Maheswaram reg = <0 0x088e9000 0 0x18c>, 12950b766e7fSSandeep Maheswaram <0 0x088e8000 0 0x38>; 12960b766e7fSSandeep Maheswaram reg-names = "reg-base", "dp_com"; 12970b766e7fSSandeep Maheswaram status = "disabled"; 12980b766e7fSSandeep Maheswaram #clock-cells = <1>; 12990b766e7fSSandeep Maheswaram #address-cells = <2>; 13000b766e7fSSandeep Maheswaram #size-cells = <2>; 13010b766e7fSSandeep Maheswaram ranges; 13020b766e7fSSandeep Maheswaram 13030b766e7fSSandeep Maheswaram clocks = <&gcc GCC_USB3_PRIM_PHY_AUX_CLK>, 13040b766e7fSSandeep Maheswaram <&gcc GCC_USB_PHY_CFG_AHB2PHY_CLK>, 13050b766e7fSSandeep Maheswaram <&gcc GCC_USB3_PRIM_CLKREF_CLK>, 13060b766e7fSSandeep Maheswaram <&gcc GCC_USB3_PRIM_PHY_COM_AUX_CLK>; 13070b766e7fSSandeep Maheswaram clock-names = "aux", "cfg_ahb", "ref", "com_aux"; 13080b766e7fSSandeep Maheswaram 1309129ff51dSSandeep Maheswaram resets = <&gcc GCC_USB3_PHY_PRIM_BCR>, 1310129ff51dSSandeep Maheswaram <&gcc GCC_USB3_DP_PHY_PRIM_BCR>; 13110b766e7fSSandeep Maheswaram reset-names = "phy", "common"; 13120b766e7fSSandeep Maheswaram 1313fd916516SDouglas Anderson usb_1_ssphy: phy@88e9200 { 13140b766e7fSSandeep Maheswaram reg = <0 0x088e9200 0 0x128>, 13150b766e7fSSandeep Maheswaram <0 0x088e9400 0 0x200>, 13160b766e7fSSandeep Maheswaram <0 0x088e9c00 0 0x218>, 13170b766e7fSSandeep Maheswaram <0 0x088e9600 0 0x128>, 13180b766e7fSSandeep Maheswaram <0 0x088e9800 0 0x200>, 13190b766e7fSSandeep Maheswaram <0 0x088e9a00 0 0x18>; 13206e369727SDouglas Anderson #clock-cells = <0>; 13210b766e7fSSandeep Maheswaram #phy-cells = <0>; 13220b766e7fSSandeep Maheswaram clocks = <&gcc GCC_USB3_PRIM_PHY_PIPE_CLK>; 13230b766e7fSSandeep Maheswaram clock-names = "pipe0"; 13240b766e7fSSandeep Maheswaram clock-output-names = "usb3_phy_pipe_clk_src"; 13250b766e7fSSandeep Maheswaram }; 13260b766e7fSSandeep Maheswaram }; 13270b766e7fSSandeep Maheswaram 13287cee5c74SMatthias Kaehlcke system-cache-controller@9200000 { 13297cee5c74SMatthias Kaehlcke compatible = "qcom,sc7180-llcc"; 13307cee5c74SMatthias Kaehlcke reg = <0 0x09200000 0 0x200000>, <0 0x09600000 0 0x50000>; 13317cee5c74SMatthias Kaehlcke reg-names = "llcc_base", "llcc_broadcast_base"; 13327cee5c74SMatthias Kaehlcke interrupts = <GIC_SPI 582 IRQ_TYPE_LEVEL_HIGH>; 13337cee5c74SMatthias Kaehlcke }; 13347cee5c74SMatthias Kaehlcke 13350b766e7fSSandeep Maheswaram usb_1: usb@a6f8800 { 13360b766e7fSSandeep Maheswaram compatible = "qcom,sc7180-dwc3", "qcom,dwc3"; 13370b766e7fSSandeep Maheswaram reg = <0 0x0a6f8800 0 0x400>; 13380b766e7fSSandeep Maheswaram status = "disabled"; 13390b766e7fSSandeep Maheswaram #address-cells = <2>; 13400b766e7fSSandeep Maheswaram #size-cells = <2>; 13410b766e7fSSandeep Maheswaram ranges; 13420b766e7fSSandeep Maheswaram dma-ranges; 13430b766e7fSSandeep Maheswaram 13440b766e7fSSandeep Maheswaram clocks = <&gcc GCC_CFG_NOC_USB3_PRIM_AXI_CLK>, 13450b766e7fSSandeep Maheswaram <&gcc GCC_USB30_PRIM_MASTER_CLK>, 13460b766e7fSSandeep Maheswaram <&gcc GCC_AGGRE_USB3_PRIM_AXI_CLK>, 13470b766e7fSSandeep Maheswaram <&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>, 13480b766e7fSSandeep Maheswaram <&gcc GCC_USB30_PRIM_SLEEP_CLK>; 13490b766e7fSSandeep Maheswaram clock-names = "cfg_noc", "core", "iface", "mock_utmi", 13500b766e7fSSandeep Maheswaram "sleep"; 13510b766e7fSSandeep Maheswaram 13520b766e7fSSandeep Maheswaram assigned-clocks = <&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>, 13530b766e7fSSandeep Maheswaram <&gcc GCC_USB30_PRIM_MASTER_CLK>; 13540b766e7fSSandeep Maheswaram assigned-clock-rates = <19200000>, <150000000>; 13550b766e7fSSandeep Maheswaram 13560b766e7fSSandeep Maheswaram interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>, 13570b766e7fSSandeep Maheswaram <GIC_SPI 486 IRQ_TYPE_LEVEL_HIGH>, 13580b766e7fSSandeep Maheswaram <GIC_SPI 488 IRQ_TYPE_LEVEL_HIGH>, 13590b766e7fSSandeep Maheswaram <GIC_SPI 489 IRQ_TYPE_LEVEL_HIGH>; 13600b766e7fSSandeep Maheswaram interrupt-names = "hs_phy_irq", "ss_phy_irq", 13610b766e7fSSandeep Maheswaram "dm_hs_phy_irq", "dp_hs_phy_irq"; 13620b766e7fSSandeep Maheswaram 13630b766e7fSSandeep Maheswaram power-domains = <&gcc USB30_PRIM_GDSC>; 13640b766e7fSSandeep Maheswaram 13650b766e7fSSandeep Maheswaram resets = <&gcc GCC_USB30_PRIM_BCR>; 13660b766e7fSSandeep Maheswaram 13670b766e7fSSandeep Maheswaram usb_1_dwc3: dwc3@a600000 { 13680b766e7fSSandeep Maheswaram compatible = "snps,dwc3"; 13690b766e7fSSandeep Maheswaram reg = <0 0x0a600000 0 0xe000>; 13700b766e7fSSandeep Maheswaram interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>; 13710b766e7fSSandeep Maheswaram iommus = <&apps_smmu 0x540 0>; 13720b766e7fSSandeep Maheswaram snps,dis_u2_susphy_quirk; 13730b766e7fSSandeep Maheswaram snps,dis_enblslpm_quirk; 13740b766e7fSSandeep Maheswaram phys = <&usb_1_hsphy>, <&usb_1_ssphy>; 13750b766e7fSSandeep Maheswaram phy-names = "usb2-phy", "usb3-phy"; 13760b766e7fSSandeep Maheswaram }; 13770b766e7fSSandeep Maheswaram }; 13780b766e7fSSandeep Maheswaram 1379058bd0a6SMatthias Kaehlcke venus: video-codec@aa00000 { 1380058bd0a6SMatthias Kaehlcke compatible = "qcom,sc7180-venus"; 1381058bd0a6SMatthias Kaehlcke reg = <0 0x0aa00000 0 0xff000>; 1382058bd0a6SMatthias Kaehlcke interrupts = <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>; 1383058bd0a6SMatthias Kaehlcke power-domains = <&videocc VENUS_GDSC>, 1384058bd0a6SMatthias Kaehlcke <&videocc VCODEC0_GDSC>; 1385058bd0a6SMatthias Kaehlcke power-domain-names = "venus", "vcodec0"; 1386058bd0a6SMatthias Kaehlcke clocks = <&videocc VIDEO_CC_VENUS_CTL_CORE_CLK>, 1387058bd0a6SMatthias Kaehlcke <&videocc VIDEO_CC_VENUS_AHB_CLK>, 1388058bd0a6SMatthias Kaehlcke <&videocc VIDEO_CC_VENUS_CTL_AXI_CLK>, 1389058bd0a6SMatthias Kaehlcke <&videocc VIDEO_CC_VCODEC0_CORE_CLK>, 1390058bd0a6SMatthias Kaehlcke <&videocc VIDEO_CC_VCODEC0_AXI_CLK>; 1391058bd0a6SMatthias Kaehlcke clock-names = "core", "iface", "bus", 1392058bd0a6SMatthias Kaehlcke "vcodec0_core", "vcodec0_bus"; 1393058bd0a6SMatthias Kaehlcke iommus = <&apps_smmu 0x0c00 0x60>; 1394058bd0a6SMatthias Kaehlcke memory-region = <&venus_mem>; 1395058bd0a6SMatthias Kaehlcke 1396058bd0a6SMatthias Kaehlcke video-decoder { 1397058bd0a6SMatthias Kaehlcke compatible = "venus-decoder"; 1398058bd0a6SMatthias Kaehlcke }; 1399058bd0a6SMatthias Kaehlcke 1400058bd0a6SMatthias Kaehlcke video-encoder { 1401058bd0a6SMatthias Kaehlcke compatible = "venus-encoder"; 1402058bd0a6SMatthias Kaehlcke }; 1403058bd0a6SMatthias Kaehlcke }; 1404058bd0a6SMatthias Kaehlcke 1405e07f8354STaniya Das videocc: clock-controller@ab00000 { 1406e07f8354STaniya Das compatible = "qcom,sc7180-videocc"; 1407e07f8354STaniya Das reg = <0 0x0ab00000 0 0x10000>; 1408e07f8354STaniya Das clocks = <&rpmhcc RPMH_CXO_CLK>; 1409e07f8354STaniya Das clock-names = "bi_tcxo"; 1410e07f8354STaniya Das #clock-cells = <1>; 1411e07f8354STaniya Das #reset-cells = <1>; 1412e07f8354STaniya Das #power-domain-cells = <1>; 1413e07f8354STaniya Das }; 1414e07f8354STaniya Das 1415a3db7ad1SHarigovindan P mdss: mdss@ae00000 { 1416a3db7ad1SHarigovindan P compatible = "qcom,sc7180-mdss"; 1417a3db7ad1SHarigovindan P reg = <0 0x0ae00000 0 0x1000>; 1418a3db7ad1SHarigovindan P reg-names = "mdss"; 1419a3db7ad1SHarigovindan P 1420a3db7ad1SHarigovindan P power-domains = <&dispcc MDSS_GDSC>; 1421a3db7ad1SHarigovindan P 1422a3db7ad1SHarigovindan P clocks = <&gcc GCC_DISP_AHB_CLK>, 1423a3db7ad1SHarigovindan P <&gcc GCC_DISP_HF_AXI_CLK>, 1424a3db7ad1SHarigovindan P <&dispcc DISP_CC_MDSS_AHB_CLK>, 1425a3db7ad1SHarigovindan P <&dispcc DISP_CC_MDSS_MDP_CLK>; 1426a3db7ad1SHarigovindan P clock-names = "iface", "bus", "ahb", "core"; 1427a3db7ad1SHarigovindan P 1428a3db7ad1SHarigovindan P assigned-clocks = <&dispcc DISP_CC_MDSS_MDP_CLK>; 1429a3db7ad1SHarigovindan P assigned-clock-rates = <300000000>; 1430a3db7ad1SHarigovindan P 1431a3db7ad1SHarigovindan P interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>; 1432a3db7ad1SHarigovindan P interrupt-controller; 1433a3db7ad1SHarigovindan P #interrupt-cells = <1>; 1434a3db7ad1SHarigovindan P 1435a3db7ad1SHarigovindan P iommus = <&apps_smmu 0x800 0x2>; 1436a3db7ad1SHarigovindan P 1437a3db7ad1SHarigovindan P #address-cells = <2>; 1438a3db7ad1SHarigovindan P #size-cells = <2>; 1439a3db7ad1SHarigovindan P ranges; 1440a3db7ad1SHarigovindan P 1441a3db7ad1SHarigovindan P status = "disabled"; 1442a3db7ad1SHarigovindan P 1443a3db7ad1SHarigovindan P mdp: mdp@ae01000 { 1444a3db7ad1SHarigovindan P compatible = "qcom,sc7180-dpu"; 1445a3db7ad1SHarigovindan P reg = <0 0x0ae01000 0 0x8f000>, 1446a3db7ad1SHarigovindan P <0 0x0aeb0000 0 0x2008>; 1447a3db7ad1SHarigovindan P reg-names = "mdp", "vbif"; 1448a3db7ad1SHarigovindan P 1449a3db7ad1SHarigovindan P clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, 1450a3db7ad1SHarigovindan P <&dispcc DISP_CC_MDSS_ROT_CLK>, 1451a3db7ad1SHarigovindan P <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>, 1452a3db7ad1SHarigovindan P <&dispcc DISP_CC_MDSS_MDP_CLK>, 1453a3db7ad1SHarigovindan P <&dispcc DISP_CC_MDSS_VSYNC_CLK>; 1454a3db7ad1SHarigovindan P clock-names = "iface", "rot", "lut", "core", 1455a3db7ad1SHarigovindan P "vsync"; 1456a3db7ad1SHarigovindan P assigned-clocks = <&dispcc DISP_CC_MDSS_MDP_CLK>, 1457a3db7ad1SHarigovindan P <&dispcc DISP_CC_MDSS_VSYNC_CLK>; 1458a3db7ad1SHarigovindan P assigned-clock-rates = <300000000>, 1459a3db7ad1SHarigovindan P <19200000>; 1460a3db7ad1SHarigovindan P 1461a3db7ad1SHarigovindan P interrupt-parent = <&mdss>; 1462a3db7ad1SHarigovindan P interrupts = <0 IRQ_TYPE_LEVEL_HIGH>; 1463a3db7ad1SHarigovindan P 1464a3db7ad1SHarigovindan P status = "disabled"; 1465a3db7ad1SHarigovindan P 1466a3db7ad1SHarigovindan P ports { 1467a3db7ad1SHarigovindan P #address-cells = <1>; 1468a3db7ad1SHarigovindan P #size-cells = <0>; 1469a3db7ad1SHarigovindan P 1470a3db7ad1SHarigovindan P port@0 { 1471a3db7ad1SHarigovindan P reg = <0>; 1472a3db7ad1SHarigovindan P dpu_intf1_out: endpoint { 1473a3db7ad1SHarigovindan P remote-endpoint = <&dsi0_in>; 1474a3db7ad1SHarigovindan P }; 1475a3db7ad1SHarigovindan P }; 1476a3db7ad1SHarigovindan P }; 1477a3db7ad1SHarigovindan P }; 1478a3db7ad1SHarigovindan P 1479a3db7ad1SHarigovindan P dsi0: dsi@ae94000 { 1480a3db7ad1SHarigovindan P compatible = "qcom,mdss-dsi-ctrl"; 1481a3db7ad1SHarigovindan P reg = <0 0x0ae94000 0 0x400>; 1482a3db7ad1SHarigovindan P reg-names = "dsi_ctrl"; 1483a3db7ad1SHarigovindan P 1484a3db7ad1SHarigovindan P interrupt-parent = <&mdss>; 1485a3db7ad1SHarigovindan P interrupts = <4 IRQ_TYPE_LEVEL_HIGH>; 1486a3db7ad1SHarigovindan P 1487a3db7ad1SHarigovindan P clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK>, 1488a3db7ad1SHarigovindan P <&dispcc DISP_CC_MDSS_BYTE0_INTF_CLK>, 1489a3db7ad1SHarigovindan P <&dispcc DISP_CC_MDSS_PCLK0_CLK>, 1490a3db7ad1SHarigovindan P <&dispcc DISP_CC_MDSS_ESC0_CLK>, 1491a3db7ad1SHarigovindan P <&dispcc DISP_CC_MDSS_AHB_CLK>, 1492a3db7ad1SHarigovindan P <&gcc GCC_DISP_HF_AXI_CLK>; 1493a3db7ad1SHarigovindan P clock-names = "byte", 1494a3db7ad1SHarigovindan P "byte_intf", 1495a3db7ad1SHarigovindan P "pixel", 1496a3db7ad1SHarigovindan P "core", 1497a3db7ad1SHarigovindan P "iface", 1498a3db7ad1SHarigovindan P "bus"; 1499a3db7ad1SHarigovindan P 1500a3db7ad1SHarigovindan P phys = <&dsi_phy>; 1501a3db7ad1SHarigovindan P phy-names = "dsi"; 1502a3db7ad1SHarigovindan P 1503a3db7ad1SHarigovindan P #address-cells = <1>; 1504a3db7ad1SHarigovindan P #size-cells = <0>; 1505a3db7ad1SHarigovindan P 1506a3db7ad1SHarigovindan P status = "disabled"; 1507a3db7ad1SHarigovindan P 1508a3db7ad1SHarigovindan P ports { 1509a3db7ad1SHarigovindan P #address-cells = <1>; 1510a3db7ad1SHarigovindan P #size-cells = <0>; 1511a3db7ad1SHarigovindan P 1512a3db7ad1SHarigovindan P port@0 { 1513a3db7ad1SHarigovindan P reg = <0>; 1514a3db7ad1SHarigovindan P dsi0_in: endpoint { 1515a3db7ad1SHarigovindan P remote-endpoint = <&dpu_intf1_out>; 1516a3db7ad1SHarigovindan P }; 1517a3db7ad1SHarigovindan P }; 1518a3db7ad1SHarigovindan P 1519a3db7ad1SHarigovindan P port@1 { 1520a3db7ad1SHarigovindan P reg = <1>; 1521a3db7ad1SHarigovindan P dsi0_out: endpoint { 1522a3db7ad1SHarigovindan P }; 1523a3db7ad1SHarigovindan P }; 1524a3db7ad1SHarigovindan P }; 1525a3db7ad1SHarigovindan P }; 1526a3db7ad1SHarigovindan P 1527a3db7ad1SHarigovindan P dsi_phy: dsi-phy@ae94400 { 1528a3db7ad1SHarigovindan P compatible = "qcom,dsi-phy-10nm"; 1529a3db7ad1SHarigovindan P reg = <0 0x0ae94400 0 0x200>, 1530a3db7ad1SHarigovindan P <0 0x0ae94600 0 0x280>, 1531a3db7ad1SHarigovindan P <0 0x0ae94a00 0 0x1e0>; 1532a3db7ad1SHarigovindan P reg-names = "dsi_phy", 1533a3db7ad1SHarigovindan P "dsi_phy_lane", 1534a3db7ad1SHarigovindan P "dsi_pll"; 1535a3db7ad1SHarigovindan P 1536a3db7ad1SHarigovindan P #clock-cells = <1>; 1537a3db7ad1SHarigovindan P #phy-cells = <0>; 1538a3db7ad1SHarigovindan P 1539a3db7ad1SHarigovindan P clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, 1540a3db7ad1SHarigovindan P <&rpmhcc RPMH_CXO_CLK>; 1541a3db7ad1SHarigovindan P clock-names = "iface", "ref"; 1542a3db7ad1SHarigovindan P 1543a3db7ad1SHarigovindan P status = "disabled"; 1544a3db7ad1SHarigovindan P }; 1545a3db7ad1SHarigovindan P }; 1546a3db7ad1SHarigovindan P 1547e07f8354STaniya Das dispcc: clock-controller@af00000 { 1548e07f8354STaniya Das compatible = "qcom,sc7180-dispcc"; 1549e07f8354STaniya Das reg = <0 0x0af00000 0 0x200000>; 1550e07f8354STaniya Das clocks = <&rpmhcc RPMH_CXO_CLK>, 1551e07f8354STaniya Das <&gcc GCC_DISP_GPLL0_CLK_SRC>, 1552a3db7ad1SHarigovindan P <&dsi_phy 0>, 1553a3db7ad1SHarigovindan P <&dsi_phy 1>, 1554e07f8354STaniya Das <0>, 1555e07f8354STaniya Das <0>; 1556e07f8354STaniya Das clock-names = "bi_tcxo", 1557e07f8354STaniya Das "gcc_disp_gpll0_clk_src", 1558e07f8354STaniya Das "dsi0_phy_pll_out_byteclk", 1559e07f8354STaniya Das "dsi0_phy_pll_out_dsiclk", 1560e07f8354STaniya Das "dp_phy_pll_link_clk", 1561e07f8354STaniya Das "dp_phy_pll_vco_div_clk"; 1562e07f8354STaniya Das #clock-cells = <1>; 1563e07f8354STaniya Das #reset-cells = <1>; 1564e07f8354STaniya Das #power-domain-cells = <1>; 1565e07f8354STaniya Das }; 1566e07f8354STaniya Das 15677cee5c74SMatthias Kaehlcke pdc: interrupt-controller@b220000 { 15687cee5c74SMatthias Kaehlcke compatible = "qcom,sc7180-pdc", "qcom,pdc"; 15697cee5c74SMatthias Kaehlcke reg = <0 0x0b220000 0 0x30000>; 15707cee5c74SMatthias Kaehlcke qcom,pdc-ranges = <0 480 15>, <17 497 98>, 15717cee5c74SMatthias Kaehlcke <119 634 4>, <124 639 1>; 15727cee5c74SMatthias Kaehlcke #interrupt-cells = <2>; 15737cee5c74SMatthias Kaehlcke interrupt-parent = <&intc>; 15747cee5c74SMatthias Kaehlcke interrupt-controller; 15757cee5c74SMatthias Kaehlcke }; 15767cee5c74SMatthias Kaehlcke 1577f5ab220dSSibi Sankar pdc_reset: reset-controller@b2e0000 { 1578f5ab220dSSibi Sankar compatible = "qcom,sc7180-pdc-global", "qcom,sdm845-pdc-global"; 1579f5ab220dSSibi Sankar reg = <0 0x0b2e0000 0 0x20000>; 1580f5ab220dSSibi Sankar #reset-cells = <1>; 1581f5ab220dSSibi Sankar }; 1582f5ab220dSSibi Sankar 15837cee5c74SMatthias Kaehlcke tsens0: thermal-sensor@c263000 { 15847cee5c74SMatthias Kaehlcke compatible = "qcom,sc7180-tsens","qcom,tsens-v2"; 15857cee5c74SMatthias Kaehlcke reg = <0 0x0c263000 0 0x1ff>, /* TM */ 15867cee5c74SMatthias Kaehlcke <0 0x0c222000 0 0x1ff>; /* SROT */ 15877cee5c74SMatthias Kaehlcke #qcom,sensors = <15>; 15882552c123SRajeshwari interrupts = <GIC_SPI 506 IRQ_TYPE_LEVEL_HIGH>, 15892552c123SRajeshwari <GIC_SPI 508 IRQ_TYPE_LEVEL_HIGH>; 15902552c123SRajeshwari interrupt-names = "uplow","critical"; 15917cee5c74SMatthias Kaehlcke #thermal-sensor-cells = <1>; 15927cee5c74SMatthias Kaehlcke }; 15937cee5c74SMatthias Kaehlcke 15947cee5c74SMatthias Kaehlcke tsens1: thermal-sensor@c265000 { 15957cee5c74SMatthias Kaehlcke compatible = "qcom,sc7180-tsens","qcom,tsens-v2"; 15967cee5c74SMatthias Kaehlcke reg = <0 0x0c265000 0 0x1ff>, /* TM */ 15977cee5c74SMatthias Kaehlcke <0 0x0c223000 0 0x1ff>; /* SROT */ 15987cee5c74SMatthias Kaehlcke #qcom,sensors = <10>; 15992552c123SRajeshwari interrupts = <GIC_SPI 507 IRQ_TYPE_LEVEL_HIGH>, 16002552c123SRajeshwari <GIC_SPI 509 IRQ_TYPE_LEVEL_HIGH>; 16012552c123SRajeshwari interrupt-names = "uplow","critical"; 16027cee5c74SMatthias Kaehlcke #thermal-sensor-cells = <1>; 16037cee5c74SMatthias Kaehlcke }; 16047cee5c74SMatthias Kaehlcke 1605f5ab220dSSibi Sankar aoss_reset: reset-controller@c2a0000 { 1606f5ab220dSSibi Sankar compatible = "qcom,sc7180-aoss-cc", "qcom,sdm845-aoss-cc"; 1607f5ab220dSSibi Sankar reg = <0 0x0c2a0000 0 0x31000>; 1608f5ab220dSSibi Sankar #reset-cells = <1>; 1609f5ab220dSSibi Sankar }; 1610f5ab220dSSibi Sankar 1611f5ab220dSSibi Sankar aoss_qmp: qmp@c300000 { 1612f5ab220dSSibi Sankar compatible = "qcom,sc7180-aoss-qmp"; 1613f5ab220dSSibi Sankar reg = <0 0x0c300000 0 0x100000>; 1614f5ab220dSSibi Sankar interrupts = <GIC_SPI 389 IRQ_TYPE_EDGE_RISING>; 1615f5ab220dSSibi Sankar mboxes = <&apss_shared 0>; 1616f5ab220dSSibi Sankar 1617f5ab220dSSibi Sankar #clock-cells = <0>; 1618f5ab220dSSibi Sankar #power-domain-cells = <1>; 1619f5ab220dSSibi Sankar }; 1620f5ab220dSSibi Sankar 16210f9dc5f0SKiran Gunda spmi_bus: spmi@c440000 { 16220f9dc5f0SKiran Gunda compatible = "qcom,spmi-pmic-arb"; 16230f9dc5f0SKiran Gunda reg = <0 0x0c440000 0 0x1100>, 16240f9dc5f0SKiran Gunda <0 0x0c600000 0 0x2000000>, 16250f9dc5f0SKiran Gunda <0 0x0e600000 0 0x100000>, 16260f9dc5f0SKiran Gunda <0 0x0e700000 0 0xa0000>, 16270f9dc5f0SKiran Gunda <0 0x0c40a000 0 0x26000>; 16280f9dc5f0SKiran Gunda reg-names = "core", "chnls", "obsrvr", "intr", "cnfg"; 16290f9dc5f0SKiran Gunda interrupt-names = "periph_irq"; 16300f9dc5f0SKiran Gunda interrupts-extended = <&pdc 1 IRQ_TYPE_LEVEL_HIGH>; 16310f9dc5f0SKiran Gunda qcom,ee = <0>; 16320f9dc5f0SKiran Gunda qcom,channel = <0>; 16330f9dc5f0SKiran Gunda #address-cells = <1>; 16340f9dc5f0SKiran Gunda #size-cells = <1>; 16350f9dc5f0SKiran Gunda interrupt-controller; 16360f9dc5f0SKiran Gunda #interrupt-cells = <4>; 16370f9dc5f0SKiran Gunda cell-index = <0>; 16380f9dc5f0SKiran Gunda }; 16390f9dc5f0SKiran Gunda 1640d66df624SVivek Gautam apps_smmu: iommu@15000000 { 1641d66df624SVivek Gautam compatible = "qcom,sc7180-smmu-500", "arm,mmu-500"; 1642d66df624SVivek Gautam reg = <0 0x15000000 0 0x100000>; 1643d66df624SVivek Gautam #iommu-cells = <2>; 1644d66df624SVivek Gautam #global-interrupts = <1>; 1645d66df624SVivek Gautam interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>, 1646d66df624SVivek Gautam <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>, 1647d66df624SVivek Gautam <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>, 1648d66df624SVivek Gautam <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>, 1649d66df624SVivek Gautam <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>, 1650d66df624SVivek Gautam <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>, 1651d66df624SVivek Gautam <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>, 1652d66df624SVivek Gautam <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>, 1653d66df624SVivek Gautam <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>, 1654d66df624SVivek Gautam <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>, 1655d66df624SVivek Gautam <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>, 1656d66df624SVivek Gautam <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>, 1657d66df624SVivek Gautam <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>, 1658d66df624SVivek Gautam <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>, 1659d66df624SVivek Gautam <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>, 1660d66df624SVivek Gautam <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>, 1661d66df624SVivek Gautam <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>, 1662d66df624SVivek Gautam <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>, 1663d66df624SVivek Gautam <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>, 1664d66df624SVivek Gautam <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>, 1665d66df624SVivek Gautam <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>, 1666d66df624SVivek Gautam <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>, 1667d66df624SVivek Gautam <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>, 1668d66df624SVivek Gautam <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>, 1669d66df624SVivek Gautam <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>, 1670d66df624SVivek Gautam <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>, 1671d66df624SVivek Gautam <GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>, 1672d66df624SVivek Gautam <GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>, 1673d66df624SVivek Gautam <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>, 1674d66df624SVivek Gautam <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>, 1675d66df624SVivek Gautam <GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>, 1676d66df624SVivek Gautam <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>, 1677d66df624SVivek Gautam <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>, 1678d66df624SVivek Gautam <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>, 1679d66df624SVivek Gautam <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>, 1680d66df624SVivek Gautam <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>, 1681d66df624SVivek Gautam <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>, 1682d66df624SVivek Gautam <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>, 1683d66df624SVivek Gautam <GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH>, 1684d66df624SVivek Gautam <GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH>, 1685d66df624SVivek Gautam <GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH>, 1686d66df624SVivek Gautam <GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH>, 1687d66df624SVivek Gautam <GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>, 1688d66df624SVivek Gautam <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH>, 1689d66df624SVivek Gautam <GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH>, 1690d66df624SVivek Gautam <GIC_SPI 322 IRQ_TYPE_LEVEL_HIGH>, 1691d66df624SVivek Gautam <GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH>, 1692d66df624SVivek Gautam <GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH>, 1693d66df624SVivek Gautam <GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH>, 1694d66df624SVivek Gautam <GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH>, 1695d66df624SVivek Gautam <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>, 1696d66df624SVivek Gautam <GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH>, 1697d66df624SVivek Gautam <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>, 1698d66df624SVivek Gautam <GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH>, 1699d66df624SVivek Gautam <GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH>, 1700d66df624SVivek Gautam <GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH>, 1701d66df624SVivek Gautam <GIC_SPI 333 IRQ_TYPE_LEVEL_HIGH>, 1702d66df624SVivek Gautam <GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH>, 1703d66df624SVivek Gautam <GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH>, 1704d66df624SVivek Gautam <GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH>, 1705d66df624SVivek Gautam <GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH>, 1706d66df624SVivek Gautam <GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH>, 1707d66df624SVivek Gautam <GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH>, 1708d66df624SVivek Gautam <GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH>, 1709d66df624SVivek Gautam <GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH>, 1710d66df624SVivek Gautam <GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH>, 1711d66df624SVivek Gautam <GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH>, 1712d66df624SVivek Gautam <GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH>, 1713d66df624SVivek Gautam <GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH>, 1714d66df624SVivek Gautam <GIC_SPI 401 IRQ_TYPE_LEVEL_HIGH>, 1715d66df624SVivek Gautam <GIC_SPI 402 IRQ_TYPE_LEVEL_HIGH>, 1716d66df624SVivek Gautam <GIC_SPI 403 IRQ_TYPE_LEVEL_HIGH>, 1717d66df624SVivek Gautam <GIC_SPI 404 IRQ_TYPE_LEVEL_HIGH>, 1718d66df624SVivek Gautam <GIC_SPI 405 IRQ_TYPE_LEVEL_HIGH>, 1719d66df624SVivek Gautam <GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH>, 1720d66df624SVivek Gautam <GIC_SPI 407 IRQ_TYPE_LEVEL_HIGH>, 1721d66df624SVivek Gautam <GIC_SPI 408 IRQ_TYPE_LEVEL_HIGH>, 1722d66df624SVivek Gautam <GIC_SPI 409 IRQ_TYPE_LEVEL_HIGH>, 1723d66df624SVivek Gautam <GIC_SPI 410 IRQ_TYPE_LEVEL_HIGH>, 1724d66df624SVivek Gautam <GIC_SPI 411 IRQ_TYPE_LEVEL_HIGH>, 1725d66df624SVivek Gautam <GIC_SPI 412 IRQ_TYPE_LEVEL_HIGH>; 1726d66df624SVivek Gautam }; 1727d66df624SVivek Gautam 172890db71e4SRajendra Nayak intc: interrupt-controller@17a00000 { 172990db71e4SRajendra Nayak compatible = "arm,gic-v3"; 173090db71e4SRajendra Nayak #address-cells = <2>; 173190db71e4SRajendra Nayak #size-cells = <2>; 173290db71e4SRajendra Nayak ranges; 173390db71e4SRajendra Nayak #interrupt-cells = <3>; 173490db71e4SRajendra Nayak interrupt-controller; 173590db71e4SRajendra Nayak reg = <0 0x17a00000 0 0x10000>, /* GICD */ 173690db71e4SRajendra Nayak <0 0x17a60000 0 0x100000>; /* GICR * 8 */ 173790db71e4SRajendra Nayak interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>; 173890db71e4SRajendra Nayak 1739ac00546aSDouglas Anderson msi-controller@17a40000 { 174090db71e4SRajendra Nayak compatible = "arm,gic-v3-its"; 174190db71e4SRajendra Nayak msi-controller; 174290db71e4SRajendra Nayak #msi-cells = <1>; 174390db71e4SRajendra Nayak reg = <0 0x17a40000 0 0x20000>; 174490db71e4SRajendra Nayak status = "disabled"; 174590db71e4SRajendra Nayak }; 174690db71e4SRajendra Nayak }; 174790db71e4SRajendra Nayak 1748f5ab220dSSibi Sankar apss_shared: mailbox@17c00000 { 1749f5ab220dSSibi Sankar compatible = "qcom,sc7180-apss-shared"; 1750f5ab220dSSibi Sankar reg = <0 0x17c00000 0 0x10000>; 1751f5ab220dSSibi Sankar #mbox-cells = <1>; 1752f5ab220dSSibi Sankar }; 1753f5ab220dSSibi Sankar 17544722f956SSai Prakash Ranjan watchdog@17c10000 { 17554722f956SSai Prakash Ranjan compatible = "qcom,apss-wdt-sc7180", "qcom,kpss-wdt"; 17564722f956SSai Prakash Ranjan reg = <0 0x17c10000 0 0x1000>; 17574722f956SSai Prakash Ranjan clocks = <&sleep_clk>; 17584722f956SSai Prakash Ranjan }; 17594722f956SSai Prakash Ranjan 176090db71e4SRajendra Nayak timer@17c20000{ 176190db71e4SRajendra Nayak #address-cells = <2>; 176290db71e4SRajendra Nayak #size-cells = <2>; 176390db71e4SRajendra Nayak ranges; 176490db71e4SRajendra Nayak compatible = "arm,armv7-timer-mem"; 176590db71e4SRajendra Nayak reg = <0 0x17c20000 0 0x1000>; 176690db71e4SRajendra Nayak 176790db71e4SRajendra Nayak frame@17c21000 { 176890db71e4SRajendra Nayak frame-number = <0>; 176990db71e4SRajendra Nayak interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>, 177090db71e4SRajendra Nayak <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; 177190db71e4SRajendra Nayak reg = <0 0x17c21000 0 0x1000>, 177290db71e4SRajendra Nayak <0 0x17c22000 0 0x1000>; 177390db71e4SRajendra Nayak }; 177490db71e4SRajendra Nayak 177590db71e4SRajendra Nayak frame@17c23000 { 177690db71e4SRajendra Nayak frame-number = <1>; 177790db71e4SRajendra Nayak interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>; 177890db71e4SRajendra Nayak reg = <0 0x17c23000 0 0x1000>; 177990db71e4SRajendra Nayak status = "disabled"; 178090db71e4SRajendra Nayak }; 178190db71e4SRajendra Nayak 178290db71e4SRajendra Nayak frame@17c25000 { 178390db71e4SRajendra Nayak frame-number = <2>; 178490db71e4SRajendra Nayak interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>; 178590db71e4SRajendra Nayak reg = <0 0x17c25000 0 0x1000>; 178690db71e4SRajendra Nayak status = "disabled"; 178790db71e4SRajendra Nayak }; 178890db71e4SRajendra Nayak 178990db71e4SRajendra Nayak frame@17c27000 { 179090db71e4SRajendra Nayak frame-number = <3>; 179190db71e4SRajendra Nayak interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>; 179290db71e4SRajendra Nayak reg = <0 0x17c27000 0 0x1000>; 179390db71e4SRajendra Nayak status = "disabled"; 179490db71e4SRajendra Nayak }; 179590db71e4SRajendra Nayak 179690db71e4SRajendra Nayak frame@17c29000 { 179790db71e4SRajendra Nayak frame-number = <4>; 179890db71e4SRajendra Nayak interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>; 179990db71e4SRajendra Nayak reg = <0 0x17c29000 0 0x1000>; 180090db71e4SRajendra Nayak status = "disabled"; 180190db71e4SRajendra Nayak }; 180290db71e4SRajendra Nayak 180390db71e4SRajendra Nayak frame@17c2b000 { 180490db71e4SRajendra Nayak frame-number = <5>; 180590db71e4SRajendra Nayak interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>; 180690db71e4SRajendra Nayak reg = <0 0x17c2b000 0 0x1000>; 180790db71e4SRajendra Nayak status = "disabled"; 180890db71e4SRajendra Nayak }; 180990db71e4SRajendra Nayak 181090db71e4SRajendra Nayak frame@17c2d000 { 181190db71e4SRajendra Nayak frame-number = <6>; 181290db71e4SRajendra Nayak interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>; 181390db71e4SRajendra Nayak reg = <0 0x17c2d000 0 0x1000>; 181490db71e4SRajendra Nayak status = "disabled"; 181590db71e4SRajendra Nayak }; 181690db71e4SRajendra Nayak }; 1817fec6359cSMaulik Shah 1818fec6359cSMaulik Shah apps_rsc: rsc@18200000 { 1819fec6359cSMaulik Shah compatible = "qcom,rpmh-rsc"; 1820fec6359cSMaulik Shah reg = <0 0x18200000 0 0x10000>, 1821fec6359cSMaulik Shah <0 0x18210000 0 0x10000>, 1822fec6359cSMaulik Shah <0 0x18220000 0 0x10000>; 1823fec6359cSMaulik Shah reg-names = "drv-0", "drv-1", "drv-2"; 1824fec6359cSMaulik Shah interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>, 1825fec6359cSMaulik Shah <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>, 1826fec6359cSMaulik Shah <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>; 1827fec6359cSMaulik Shah qcom,tcs-offset = <0xd00>; 1828fec6359cSMaulik Shah qcom,drv-id = <2>; 1829fec6359cSMaulik Shah qcom,tcs-config = <ACTIVE_TCS 2>, 1830fec6359cSMaulik Shah <SLEEP_TCS 3>, 1831fec6359cSMaulik Shah <WAKE_TCS 3>, 1832fec6359cSMaulik Shah <CONTROL_TCS 1>; 18330def3f14STaniya Das 18340def3f14STaniya Das rpmhcc: clock-controller { 18350def3f14STaniya Das compatible = "qcom,sc7180-rpmh-clk"; 18360def3f14STaniya Das clocks = <&xo_board>; 18370def3f14STaniya Das clock-names = "xo"; 18380def3f14STaniya Das #clock-cells = <1>; 18390def3f14STaniya Das }; 1840a16f862fSSibi Sankar 1841a16f862fSSibi Sankar rpmhpd: power-controller { 1842a16f862fSSibi Sankar compatible = "qcom,sc7180-rpmhpd"; 1843a16f862fSSibi Sankar #power-domain-cells = <1>; 1844a16f862fSSibi Sankar operating-points-v2 = <&rpmhpd_opp_table>; 1845a16f862fSSibi Sankar 1846a16f862fSSibi Sankar rpmhpd_opp_table: opp-table { 1847a16f862fSSibi Sankar compatible = "operating-points-v2"; 1848a16f862fSSibi Sankar 1849a16f862fSSibi Sankar rpmhpd_opp_ret: opp1 { 1850a16f862fSSibi Sankar opp-level = <RPMH_REGULATOR_LEVEL_RETENTION>; 1851a16f862fSSibi Sankar }; 1852a16f862fSSibi Sankar 1853a16f862fSSibi Sankar rpmhpd_opp_min_svs: opp2 { 1854a16f862fSSibi Sankar opp-level = <RPMH_REGULATOR_LEVEL_MIN_SVS>; 1855a16f862fSSibi Sankar }; 1856a16f862fSSibi Sankar 1857a16f862fSSibi Sankar rpmhpd_opp_low_svs: opp3 { 1858a16f862fSSibi Sankar opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS>; 1859a16f862fSSibi Sankar }; 1860a16f862fSSibi Sankar 1861a16f862fSSibi Sankar rpmhpd_opp_svs: opp4 { 1862a16f862fSSibi Sankar opp-level = <RPMH_REGULATOR_LEVEL_SVS>; 1863a16f862fSSibi Sankar }; 1864a16f862fSSibi Sankar 1865a16f862fSSibi Sankar rpmhpd_opp_svs_l1: opp5 { 1866a16f862fSSibi Sankar opp-level = <RPMH_REGULATOR_LEVEL_SVS_L1>; 1867a16f862fSSibi Sankar }; 1868a16f862fSSibi Sankar 1869a16f862fSSibi Sankar rpmhpd_opp_svs_l2: opp6 { 1870a16f862fSSibi Sankar opp-level = <224>; 1871a16f862fSSibi Sankar }; 1872a16f862fSSibi Sankar 1873a16f862fSSibi Sankar rpmhpd_opp_nom: opp7 { 1874a16f862fSSibi Sankar opp-level = <RPMH_REGULATOR_LEVEL_NOM>; 1875a16f862fSSibi Sankar }; 1876a16f862fSSibi Sankar 1877a16f862fSSibi Sankar rpmhpd_opp_nom_l1: opp8 { 1878a16f862fSSibi Sankar opp-level = <RPMH_REGULATOR_LEVEL_NOM_L1>; 1879a16f862fSSibi Sankar }; 1880a16f862fSSibi Sankar 1881a16f862fSSibi Sankar rpmhpd_opp_nom_l2: opp9 { 1882a16f862fSSibi Sankar opp-level = <RPMH_REGULATOR_LEVEL_NOM_L2>; 1883a16f862fSSibi Sankar }; 1884a16f862fSSibi Sankar 1885a16f862fSSibi Sankar rpmhpd_opp_turbo: opp10 { 1886a16f862fSSibi Sankar opp-level = <RPMH_REGULATOR_LEVEL_TURBO>; 1887a16f862fSSibi Sankar }; 1888a16f862fSSibi Sankar 1889a16f862fSSibi Sankar rpmhpd_opp_turbo_l1: opp11 { 1890a16f862fSSibi Sankar opp-level = <RPMH_REGULATOR_LEVEL_TURBO_L1>; 1891a16f862fSSibi Sankar }; 1892a16f862fSSibi Sankar }; 1893a16f862fSSibi Sankar }; 1894fec6359cSMaulik Shah }; 189586899d82STaniya Das 189686899d82STaniya Das cpufreq_hw: cpufreq@18323000 { 189786899d82STaniya Das compatible = "qcom,cpufreq-hw"; 189886899d82STaniya Das reg = <0 0x18323000 0 0x1400>, <0 0x18325800 0 0x1400>; 189986899d82STaniya Das reg-names = "freq-domain0", "freq-domain1"; 190086899d82STaniya Das 190186899d82STaniya Das clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GPLL0>; 190286899d82STaniya Das clock-names = "xo", "alternate"; 190386899d82STaniya Das 190486899d82STaniya Das #freq-domain-cells = <1>; 190586899d82STaniya Das }; 190690db71e4SRajendra Nayak }; 190790db71e4SRajendra Nayak 190882bdc939SRajeshwari thermal-zones { 190982bdc939SRajeshwari cpu0-thermal { 191082bdc939SRajeshwari polling-delay-passive = <250>; 191182bdc939SRajeshwari polling-delay = <1000>; 191282bdc939SRajeshwari 191382bdc939SRajeshwari thermal-sensors = <&tsens0 1>; 191482bdc939SRajeshwari 191582bdc939SRajeshwari trips { 191682bdc939SRajeshwari cpu0_alert0: trip-point0 { 191782bdc939SRajeshwari temperature = <90000>; 191882bdc939SRajeshwari hysteresis = <2000>; 191982bdc939SRajeshwari type = "passive"; 192082bdc939SRajeshwari }; 192182bdc939SRajeshwari 192282bdc939SRajeshwari cpu0_alert1: trip-point1 { 192382bdc939SRajeshwari temperature = <95000>; 192482bdc939SRajeshwari hysteresis = <2000>; 192582bdc939SRajeshwari type = "passive"; 192682bdc939SRajeshwari }; 192782bdc939SRajeshwari 192882bdc939SRajeshwari cpu0_crit: cpu_crit { 192982bdc939SRajeshwari temperature = <110000>; 193082bdc939SRajeshwari hysteresis = <1000>; 193182bdc939SRajeshwari type = "critical"; 193282bdc939SRajeshwari }; 193382bdc939SRajeshwari }; 19342552c123SRajeshwari 19352552c123SRajeshwari cooling-maps { 19362552c123SRajeshwari map0 { 19372552c123SRajeshwari trip = <&cpu0_alert0>; 19382552c123SRajeshwari cooling-device = <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 19392552c123SRajeshwari <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 19402552c123SRajeshwari <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 19412552c123SRajeshwari <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 19422552c123SRajeshwari <&CPU4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 19432552c123SRajeshwari <&CPU5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; 19442552c123SRajeshwari }; 19452552c123SRajeshwari map1 { 19462552c123SRajeshwari trip = <&cpu0_alert1>; 19472552c123SRajeshwari cooling-device = <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 19482552c123SRajeshwari <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 19492552c123SRajeshwari <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 19502552c123SRajeshwari <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 19512552c123SRajeshwari <&CPU4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 19522552c123SRajeshwari <&CPU5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; 19532552c123SRajeshwari }; 19542552c123SRajeshwari }; 195582bdc939SRajeshwari }; 195682bdc939SRajeshwari 195782bdc939SRajeshwari cpu1-thermal { 195882bdc939SRajeshwari polling-delay-passive = <250>; 195982bdc939SRajeshwari polling-delay = <1000>; 196082bdc939SRajeshwari 196182bdc939SRajeshwari thermal-sensors = <&tsens0 2>; 196282bdc939SRajeshwari 196382bdc939SRajeshwari trips { 196482bdc939SRajeshwari cpu1_alert0: trip-point0 { 196582bdc939SRajeshwari temperature = <90000>; 196682bdc939SRajeshwari hysteresis = <2000>; 196782bdc939SRajeshwari type = "passive"; 196882bdc939SRajeshwari }; 196982bdc939SRajeshwari 197082bdc939SRajeshwari cpu1_alert1: trip-point1 { 197182bdc939SRajeshwari temperature = <95000>; 197282bdc939SRajeshwari hysteresis = <2000>; 197382bdc939SRajeshwari type = "passive"; 197482bdc939SRajeshwari }; 197582bdc939SRajeshwari 197682bdc939SRajeshwari cpu1_crit: cpu_crit { 197782bdc939SRajeshwari temperature = <110000>; 197882bdc939SRajeshwari hysteresis = <1000>; 197982bdc939SRajeshwari type = "critical"; 198082bdc939SRajeshwari }; 198182bdc939SRajeshwari }; 19822552c123SRajeshwari 19832552c123SRajeshwari cooling-maps { 19842552c123SRajeshwari map0 { 19852552c123SRajeshwari trip = <&cpu1_alert0>; 19862552c123SRajeshwari cooling-device = <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 19872552c123SRajeshwari <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 19882552c123SRajeshwari <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 19892552c123SRajeshwari <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 19902552c123SRajeshwari <&CPU4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 19912552c123SRajeshwari <&CPU5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; 19922552c123SRajeshwari }; 19932552c123SRajeshwari map1 { 19942552c123SRajeshwari trip = <&cpu1_alert1>; 19952552c123SRajeshwari cooling-device = <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 19962552c123SRajeshwari <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 19972552c123SRajeshwari <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 19982552c123SRajeshwari <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 19992552c123SRajeshwari <&CPU4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 20002552c123SRajeshwari <&CPU5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; 20012552c123SRajeshwari }; 20022552c123SRajeshwari }; 200382bdc939SRajeshwari }; 200482bdc939SRajeshwari 200582bdc939SRajeshwari cpu2-thermal { 200682bdc939SRajeshwari polling-delay-passive = <250>; 200782bdc939SRajeshwari polling-delay = <1000>; 200882bdc939SRajeshwari 200982bdc939SRajeshwari thermal-sensors = <&tsens0 3>; 201082bdc939SRajeshwari 201182bdc939SRajeshwari trips { 201282bdc939SRajeshwari cpu2_alert0: trip-point0 { 201382bdc939SRajeshwari temperature = <90000>; 201482bdc939SRajeshwari hysteresis = <2000>; 201582bdc939SRajeshwari type = "passive"; 201682bdc939SRajeshwari }; 201782bdc939SRajeshwari 201882bdc939SRajeshwari cpu2_alert1: trip-point1 { 201982bdc939SRajeshwari temperature = <95000>; 202082bdc939SRajeshwari hysteresis = <2000>; 202182bdc939SRajeshwari type = "passive"; 202282bdc939SRajeshwari }; 202382bdc939SRajeshwari 202482bdc939SRajeshwari cpu2_crit: cpu_crit { 202582bdc939SRajeshwari temperature = <110000>; 202682bdc939SRajeshwari hysteresis = <1000>; 202782bdc939SRajeshwari type = "critical"; 202882bdc939SRajeshwari }; 202982bdc939SRajeshwari }; 20302552c123SRajeshwari 20312552c123SRajeshwari cooling-maps { 20322552c123SRajeshwari map0 { 20332552c123SRajeshwari trip = <&cpu2_alert0>; 20342552c123SRajeshwari cooling-device = <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 20352552c123SRajeshwari <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 20362552c123SRajeshwari <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 20372552c123SRajeshwari <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 20382552c123SRajeshwari <&CPU4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 20392552c123SRajeshwari <&CPU5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; 20402552c123SRajeshwari }; 20412552c123SRajeshwari map1 { 20422552c123SRajeshwari trip = <&cpu2_alert1>; 20432552c123SRajeshwari cooling-device = <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 20442552c123SRajeshwari <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 20452552c123SRajeshwari <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 20462552c123SRajeshwari <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 20472552c123SRajeshwari <&CPU4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 20482552c123SRajeshwari <&CPU5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; 20492552c123SRajeshwari }; 20502552c123SRajeshwari }; 205182bdc939SRajeshwari }; 205282bdc939SRajeshwari 205382bdc939SRajeshwari cpu3-thermal { 205482bdc939SRajeshwari polling-delay-passive = <250>; 205582bdc939SRajeshwari polling-delay = <1000>; 205682bdc939SRajeshwari 205782bdc939SRajeshwari thermal-sensors = <&tsens0 4>; 205882bdc939SRajeshwari 205982bdc939SRajeshwari trips { 206082bdc939SRajeshwari cpu3_alert0: trip-point0 { 206182bdc939SRajeshwari temperature = <90000>; 206282bdc939SRajeshwari hysteresis = <2000>; 206382bdc939SRajeshwari type = "passive"; 206482bdc939SRajeshwari }; 206582bdc939SRajeshwari 206682bdc939SRajeshwari cpu3_alert1: trip-point1 { 206782bdc939SRajeshwari temperature = <95000>; 206882bdc939SRajeshwari hysteresis = <2000>; 206982bdc939SRajeshwari type = "passive"; 207082bdc939SRajeshwari }; 207182bdc939SRajeshwari 207282bdc939SRajeshwari cpu3_crit: cpu_crit { 207382bdc939SRajeshwari temperature = <110000>; 207482bdc939SRajeshwari hysteresis = <1000>; 207582bdc939SRajeshwari type = "critical"; 207682bdc939SRajeshwari }; 207782bdc939SRajeshwari }; 20782552c123SRajeshwari 20792552c123SRajeshwari cooling-maps { 20802552c123SRajeshwari map0 { 20812552c123SRajeshwari trip = <&cpu3_alert0>; 20822552c123SRajeshwari cooling-device = <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 20832552c123SRajeshwari <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 20842552c123SRajeshwari <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 20852552c123SRajeshwari <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 20862552c123SRajeshwari <&CPU4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 20872552c123SRajeshwari <&CPU5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; 20882552c123SRajeshwari }; 20892552c123SRajeshwari map1 { 20902552c123SRajeshwari trip = <&cpu3_alert1>; 20912552c123SRajeshwari cooling-device = <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 20922552c123SRajeshwari <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 20932552c123SRajeshwari <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 20942552c123SRajeshwari <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 20952552c123SRajeshwari <&CPU4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 20962552c123SRajeshwari <&CPU5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; 20972552c123SRajeshwari }; 20982552c123SRajeshwari }; 209982bdc939SRajeshwari }; 210082bdc939SRajeshwari 210182bdc939SRajeshwari cpu4-thermal { 210282bdc939SRajeshwari polling-delay-passive = <250>; 210382bdc939SRajeshwari polling-delay = <1000>; 210482bdc939SRajeshwari 210582bdc939SRajeshwari thermal-sensors = <&tsens0 5>; 210682bdc939SRajeshwari 210782bdc939SRajeshwari trips { 210882bdc939SRajeshwari cpu4_alert0: trip-point0 { 210982bdc939SRajeshwari temperature = <90000>; 211082bdc939SRajeshwari hysteresis = <2000>; 211182bdc939SRajeshwari type = "passive"; 211282bdc939SRajeshwari }; 211382bdc939SRajeshwari 211482bdc939SRajeshwari cpu4_alert1: trip-point1 { 211582bdc939SRajeshwari temperature = <95000>; 211682bdc939SRajeshwari hysteresis = <2000>; 211782bdc939SRajeshwari type = "passive"; 211882bdc939SRajeshwari }; 211982bdc939SRajeshwari 212082bdc939SRajeshwari cpu4_crit: cpu_crit { 212182bdc939SRajeshwari temperature = <110000>; 212282bdc939SRajeshwari hysteresis = <1000>; 212382bdc939SRajeshwari type = "critical"; 212482bdc939SRajeshwari }; 212582bdc939SRajeshwari }; 21262552c123SRajeshwari 21272552c123SRajeshwari cooling-maps { 21282552c123SRajeshwari map0 { 21292552c123SRajeshwari trip = <&cpu4_alert0>; 21302552c123SRajeshwari cooling-device = <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 21312552c123SRajeshwari <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 21322552c123SRajeshwari <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 21332552c123SRajeshwari <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 21342552c123SRajeshwari <&CPU4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 21352552c123SRajeshwari <&CPU5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; 21362552c123SRajeshwari }; 21372552c123SRajeshwari map1 { 21382552c123SRajeshwari trip = <&cpu4_alert1>; 21392552c123SRajeshwari cooling-device = <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 21402552c123SRajeshwari <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 21412552c123SRajeshwari <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 21422552c123SRajeshwari <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 21432552c123SRajeshwari <&CPU4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 21442552c123SRajeshwari <&CPU5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; 21452552c123SRajeshwari }; 21462552c123SRajeshwari }; 214782bdc939SRajeshwari }; 214882bdc939SRajeshwari 214982bdc939SRajeshwari cpu5-thermal { 215082bdc939SRajeshwari polling-delay-passive = <250>; 215182bdc939SRajeshwari polling-delay = <1000>; 215282bdc939SRajeshwari 215382bdc939SRajeshwari thermal-sensors = <&tsens0 6>; 215482bdc939SRajeshwari 215582bdc939SRajeshwari trips { 215682bdc939SRajeshwari cpu5_alert0: trip-point0 { 215782bdc939SRajeshwari temperature = <90000>; 215882bdc939SRajeshwari hysteresis = <2000>; 215982bdc939SRajeshwari type = "passive"; 216082bdc939SRajeshwari }; 216182bdc939SRajeshwari 216282bdc939SRajeshwari cpu5_alert1: trip-point1 { 216382bdc939SRajeshwari temperature = <95000>; 216482bdc939SRajeshwari hysteresis = <2000>; 216582bdc939SRajeshwari type = "passive"; 216682bdc939SRajeshwari }; 216782bdc939SRajeshwari 216882bdc939SRajeshwari cpu5_crit: cpu_crit { 216982bdc939SRajeshwari temperature = <110000>; 217082bdc939SRajeshwari hysteresis = <1000>; 217182bdc939SRajeshwari type = "critical"; 217282bdc939SRajeshwari }; 217382bdc939SRajeshwari }; 21742552c123SRajeshwari 21752552c123SRajeshwari cooling-maps { 21762552c123SRajeshwari map0 { 21772552c123SRajeshwari trip = <&cpu5_alert0>; 21782552c123SRajeshwari cooling-device = <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 21792552c123SRajeshwari <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 21802552c123SRajeshwari <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 21812552c123SRajeshwari <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 21822552c123SRajeshwari <&CPU4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 21832552c123SRajeshwari <&CPU5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; 21842552c123SRajeshwari }; 21852552c123SRajeshwari map1 { 21862552c123SRajeshwari trip = <&cpu5_alert1>; 21872552c123SRajeshwari cooling-device = <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 21882552c123SRajeshwari <&CPU1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 21892552c123SRajeshwari <&CPU2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 21902552c123SRajeshwari <&CPU3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 21912552c123SRajeshwari <&CPU4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 21922552c123SRajeshwari <&CPU5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; 21932552c123SRajeshwari }; 21942552c123SRajeshwari }; 219582bdc939SRajeshwari }; 219682bdc939SRajeshwari 219782bdc939SRajeshwari cpu6-thermal { 219882bdc939SRajeshwari polling-delay-passive = <250>; 219982bdc939SRajeshwari polling-delay = <1000>; 220082bdc939SRajeshwari 220182bdc939SRajeshwari thermal-sensors = <&tsens0 9>; 220282bdc939SRajeshwari 220382bdc939SRajeshwari trips { 220482bdc939SRajeshwari cpu6_alert0: trip-point0 { 220582bdc939SRajeshwari temperature = <90000>; 220682bdc939SRajeshwari hysteresis = <2000>; 220782bdc939SRajeshwari type = "passive"; 220882bdc939SRajeshwari }; 220982bdc939SRajeshwari 221082bdc939SRajeshwari cpu6_alert1: trip-point1 { 221182bdc939SRajeshwari temperature = <95000>; 221282bdc939SRajeshwari hysteresis = <2000>; 221382bdc939SRajeshwari type = "passive"; 221482bdc939SRajeshwari }; 221582bdc939SRajeshwari 221682bdc939SRajeshwari cpu6_crit: cpu_crit { 221782bdc939SRajeshwari temperature = <110000>; 221882bdc939SRajeshwari hysteresis = <1000>; 221982bdc939SRajeshwari type = "critical"; 222082bdc939SRajeshwari }; 222182bdc939SRajeshwari }; 22222552c123SRajeshwari 22232552c123SRajeshwari cooling-maps { 22242552c123SRajeshwari map0 { 22252552c123SRajeshwari trip = <&cpu6_alert0>; 22262552c123SRajeshwari cooling-device = <&CPU6 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 22272552c123SRajeshwari <&CPU7 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; 22282552c123SRajeshwari }; 22292552c123SRajeshwari map1 { 22302552c123SRajeshwari trip = <&cpu6_alert1>; 22312552c123SRajeshwari cooling-device = <&CPU6 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 22322552c123SRajeshwari <&CPU7 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; 22332552c123SRajeshwari }; 22342552c123SRajeshwari }; 223582bdc939SRajeshwari }; 223682bdc939SRajeshwari 223782bdc939SRajeshwari cpu7-thermal { 223882bdc939SRajeshwari polling-delay-passive = <250>; 223982bdc939SRajeshwari polling-delay = <1000>; 224082bdc939SRajeshwari 224182bdc939SRajeshwari thermal-sensors = <&tsens0 10>; 224282bdc939SRajeshwari 224382bdc939SRajeshwari trips { 224482bdc939SRajeshwari cpu7_alert0: trip-point0 { 224582bdc939SRajeshwari temperature = <90000>; 224682bdc939SRajeshwari hysteresis = <2000>; 224782bdc939SRajeshwari type = "passive"; 224882bdc939SRajeshwari }; 224982bdc939SRajeshwari 225082bdc939SRajeshwari cpu7_alert1: trip-point1 { 225182bdc939SRajeshwari temperature = <95000>; 225282bdc939SRajeshwari hysteresis = <2000>; 225382bdc939SRajeshwari type = "passive"; 225482bdc939SRajeshwari }; 225582bdc939SRajeshwari 225682bdc939SRajeshwari cpu7_crit: cpu_crit { 225782bdc939SRajeshwari temperature = <110000>; 225882bdc939SRajeshwari hysteresis = <1000>; 225982bdc939SRajeshwari type = "critical"; 226082bdc939SRajeshwari }; 226182bdc939SRajeshwari }; 22622552c123SRajeshwari 22632552c123SRajeshwari cooling-maps { 22642552c123SRajeshwari map0 { 22652552c123SRajeshwari trip = <&cpu7_alert0>; 22662552c123SRajeshwari cooling-device = <&CPU6 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 22672552c123SRajeshwari <&CPU7 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; 22682552c123SRajeshwari }; 22692552c123SRajeshwari map1 { 22702552c123SRajeshwari trip = <&cpu7_alert1>; 22712552c123SRajeshwari cooling-device = <&CPU6 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 22722552c123SRajeshwari <&CPU7 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; 22732552c123SRajeshwari }; 22742552c123SRajeshwari }; 227582bdc939SRajeshwari }; 227682bdc939SRajeshwari 227782bdc939SRajeshwari cpu8-thermal { 227882bdc939SRajeshwari polling-delay-passive = <250>; 227982bdc939SRajeshwari polling-delay = <1000>; 228082bdc939SRajeshwari 228182bdc939SRajeshwari thermal-sensors = <&tsens0 11>; 228282bdc939SRajeshwari 228382bdc939SRajeshwari trips { 228482bdc939SRajeshwari cpu8_alert0: trip-point0 { 228582bdc939SRajeshwari temperature = <90000>; 228682bdc939SRajeshwari hysteresis = <2000>; 228782bdc939SRajeshwari type = "passive"; 228882bdc939SRajeshwari }; 228982bdc939SRajeshwari 229082bdc939SRajeshwari cpu8_alert1: trip-point1 { 229182bdc939SRajeshwari temperature = <95000>; 229282bdc939SRajeshwari hysteresis = <2000>; 229382bdc939SRajeshwari type = "passive"; 229482bdc939SRajeshwari }; 229582bdc939SRajeshwari 229682bdc939SRajeshwari cpu8_crit: cpu_crit { 229782bdc939SRajeshwari temperature = <110000>; 229882bdc939SRajeshwari hysteresis = <1000>; 229982bdc939SRajeshwari type = "critical"; 230082bdc939SRajeshwari }; 230182bdc939SRajeshwari }; 23022552c123SRajeshwari 23032552c123SRajeshwari cooling-maps { 23042552c123SRajeshwari map0 { 23052552c123SRajeshwari trip = <&cpu8_alert0>; 23062552c123SRajeshwari cooling-device = <&CPU6 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 23072552c123SRajeshwari <&CPU7 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; 23082552c123SRajeshwari }; 23092552c123SRajeshwari map1 { 23102552c123SRajeshwari trip = <&cpu8_alert1>; 23112552c123SRajeshwari cooling-device = <&CPU6 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 23122552c123SRajeshwari <&CPU7 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; 23132552c123SRajeshwari }; 23142552c123SRajeshwari }; 231582bdc939SRajeshwari }; 231682bdc939SRajeshwari 231782bdc939SRajeshwari cpu9-thermal { 231882bdc939SRajeshwari polling-delay-passive = <250>; 231982bdc939SRajeshwari polling-delay = <1000>; 232082bdc939SRajeshwari 232182bdc939SRajeshwari thermal-sensors = <&tsens0 12>; 232282bdc939SRajeshwari 232382bdc939SRajeshwari trips { 232482bdc939SRajeshwari cpu9_alert0: trip-point0 { 232582bdc939SRajeshwari temperature = <90000>; 232682bdc939SRajeshwari hysteresis = <2000>; 232782bdc939SRajeshwari type = "passive"; 232882bdc939SRajeshwari }; 232982bdc939SRajeshwari 233082bdc939SRajeshwari cpu9_alert1: trip-point1 { 233182bdc939SRajeshwari temperature = <95000>; 233282bdc939SRajeshwari hysteresis = <2000>; 233382bdc939SRajeshwari type = "passive"; 233482bdc939SRajeshwari }; 233582bdc939SRajeshwari 233682bdc939SRajeshwari cpu9_crit: cpu_crit { 233782bdc939SRajeshwari temperature = <110000>; 233882bdc939SRajeshwari hysteresis = <1000>; 233982bdc939SRajeshwari type = "critical"; 234082bdc939SRajeshwari }; 234182bdc939SRajeshwari }; 23422552c123SRajeshwari 23432552c123SRajeshwari cooling-maps { 23442552c123SRajeshwari map0 { 23452552c123SRajeshwari trip = <&cpu9_alert0>; 23462552c123SRajeshwari cooling-device = <&CPU6 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 23472552c123SRajeshwari <&CPU7 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; 23482552c123SRajeshwari }; 23492552c123SRajeshwari map1 { 23502552c123SRajeshwari trip = <&cpu9_alert1>; 23512552c123SRajeshwari cooling-device = <&CPU6 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, 23522552c123SRajeshwari <&CPU7 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; 23532552c123SRajeshwari }; 23542552c123SRajeshwari }; 235582bdc939SRajeshwari }; 235682bdc939SRajeshwari 235782bdc939SRajeshwari aoss0-thermal { 235882bdc939SRajeshwari polling-delay-passive = <250>; 235982bdc939SRajeshwari polling-delay = <1000>; 236082bdc939SRajeshwari 236182bdc939SRajeshwari thermal-sensors = <&tsens0 0>; 236282bdc939SRajeshwari 236382bdc939SRajeshwari trips { 236482bdc939SRajeshwari aoss0_alert0: trip-point0 { 236582bdc939SRajeshwari temperature = <90000>; 236682bdc939SRajeshwari hysteresis = <2000>; 236782bdc939SRajeshwari type = "hot"; 236882bdc939SRajeshwari }; 236982bdc939SRajeshwari }; 237082bdc939SRajeshwari }; 237182bdc939SRajeshwari 237282bdc939SRajeshwari cpuss0-thermal { 237382bdc939SRajeshwari polling-delay-passive = <250>; 237482bdc939SRajeshwari polling-delay = <1000>; 237582bdc939SRajeshwari 237682bdc939SRajeshwari thermal-sensors = <&tsens0 7>; 237782bdc939SRajeshwari 237882bdc939SRajeshwari trips { 237982bdc939SRajeshwari cpuss0_alert0: trip-point0 { 238082bdc939SRajeshwari temperature = <90000>; 238182bdc939SRajeshwari hysteresis = <2000>; 238282bdc939SRajeshwari type = "hot"; 238382bdc939SRajeshwari }; 238482bdc939SRajeshwari cpuss0_crit: cluster0_crit { 238582bdc939SRajeshwari temperature = <110000>; 238682bdc939SRajeshwari hysteresis = <2000>; 238782bdc939SRajeshwari type = "critical"; 238882bdc939SRajeshwari }; 238982bdc939SRajeshwari }; 239082bdc939SRajeshwari }; 239182bdc939SRajeshwari 239282bdc939SRajeshwari cpuss1-thermal { 239382bdc939SRajeshwari polling-delay-passive = <250>; 239482bdc939SRajeshwari polling-delay = <1000>; 239582bdc939SRajeshwari 239682bdc939SRajeshwari thermal-sensors = <&tsens0 8>; 239782bdc939SRajeshwari 239882bdc939SRajeshwari trips { 239982bdc939SRajeshwari cpuss1_alert0: trip-point0 { 240082bdc939SRajeshwari temperature = <90000>; 240182bdc939SRajeshwari hysteresis = <2000>; 240282bdc939SRajeshwari type = "hot"; 240382bdc939SRajeshwari }; 240482bdc939SRajeshwari cpuss1_crit: cluster0_crit { 240582bdc939SRajeshwari temperature = <110000>; 240682bdc939SRajeshwari hysteresis = <2000>; 240782bdc939SRajeshwari type = "critical"; 240882bdc939SRajeshwari }; 240982bdc939SRajeshwari }; 241082bdc939SRajeshwari }; 241182bdc939SRajeshwari 241282bdc939SRajeshwari gpuss0-thermal { 241382bdc939SRajeshwari polling-delay-passive = <250>; 241482bdc939SRajeshwari polling-delay = <1000>; 241582bdc939SRajeshwari 241682bdc939SRajeshwari thermal-sensors = <&tsens0 13>; 241782bdc939SRajeshwari 241882bdc939SRajeshwari trips { 241982bdc939SRajeshwari gpuss0_alert0: trip-point0 { 242082bdc939SRajeshwari temperature = <90000>; 242182bdc939SRajeshwari hysteresis = <2000>; 242282bdc939SRajeshwari type = "hot"; 242382bdc939SRajeshwari }; 242482bdc939SRajeshwari }; 242582bdc939SRajeshwari }; 242682bdc939SRajeshwari 242782bdc939SRajeshwari gpuss1-thermal { 242882bdc939SRajeshwari polling-delay-passive = <250>; 242982bdc939SRajeshwari polling-delay = <1000>; 243082bdc939SRajeshwari 243182bdc939SRajeshwari thermal-sensors = <&tsens0 14>; 243282bdc939SRajeshwari 243382bdc939SRajeshwari trips { 243482bdc939SRajeshwari gpuss1_alert0: trip-point0 { 243582bdc939SRajeshwari temperature = <90000>; 243682bdc939SRajeshwari hysteresis = <2000>; 243782bdc939SRajeshwari type = "hot"; 243882bdc939SRajeshwari }; 243982bdc939SRajeshwari }; 244082bdc939SRajeshwari }; 244182bdc939SRajeshwari 244282bdc939SRajeshwari aoss1-thermal { 244382bdc939SRajeshwari polling-delay-passive = <250>; 244482bdc939SRajeshwari polling-delay = <1000>; 244582bdc939SRajeshwari 244682bdc939SRajeshwari thermal-sensors = <&tsens1 0>; 244782bdc939SRajeshwari 244882bdc939SRajeshwari trips { 244982bdc939SRajeshwari aoss1_alert0: trip-point0 { 245082bdc939SRajeshwari temperature = <90000>; 245182bdc939SRajeshwari hysteresis = <2000>; 245282bdc939SRajeshwari type = "hot"; 245382bdc939SRajeshwari }; 245482bdc939SRajeshwari }; 245582bdc939SRajeshwari }; 245682bdc939SRajeshwari 245782bdc939SRajeshwari cwlan-thermal { 245882bdc939SRajeshwari polling-delay-passive = <250>; 245982bdc939SRajeshwari polling-delay = <1000>; 246082bdc939SRajeshwari 246182bdc939SRajeshwari thermal-sensors = <&tsens1 1>; 246282bdc939SRajeshwari 246382bdc939SRajeshwari trips { 246482bdc939SRajeshwari cwlan_alert0: trip-point0 { 246582bdc939SRajeshwari temperature = <90000>; 246682bdc939SRajeshwari hysteresis = <2000>; 246782bdc939SRajeshwari type = "hot"; 246882bdc939SRajeshwari }; 246982bdc939SRajeshwari }; 247082bdc939SRajeshwari }; 247182bdc939SRajeshwari 247282bdc939SRajeshwari audio-thermal { 247382bdc939SRajeshwari polling-delay-passive = <250>; 247482bdc939SRajeshwari polling-delay = <1000>; 247582bdc939SRajeshwari 247682bdc939SRajeshwari thermal-sensors = <&tsens1 2>; 247782bdc939SRajeshwari 247882bdc939SRajeshwari trips { 247982bdc939SRajeshwari audio_alert0: trip-point0 { 248082bdc939SRajeshwari temperature = <90000>; 248182bdc939SRajeshwari hysteresis = <2000>; 248282bdc939SRajeshwari type = "hot"; 248382bdc939SRajeshwari }; 248482bdc939SRajeshwari }; 248582bdc939SRajeshwari }; 248682bdc939SRajeshwari 248782bdc939SRajeshwari ddr-thermal { 248882bdc939SRajeshwari polling-delay-passive = <250>; 248982bdc939SRajeshwari polling-delay = <1000>; 249082bdc939SRajeshwari 249182bdc939SRajeshwari thermal-sensors = <&tsens1 3>; 249282bdc939SRajeshwari 249382bdc939SRajeshwari trips { 249482bdc939SRajeshwari ddr_alert0: trip-point0 { 249582bdc939SRajeshwari temperature = <90000>; 249682bdc939SRajeshwari hysteresis = <2000>; 249782bdc939SRajeshwari type = "hot"; 249882bdc939SRajeshwari }; 249982bdc939SRajeshwari }; 250082bdc939SRajeshwari }; 250182bdc939SRajeshwari 250282bdc939SRajeshwari q6-hvx-thermal { 250382bdc939SRajeshwari polling-delay-passive = <250>; 250482bdc939SRajeshwari polling-delay = <1000>; 250582bdc939SRajeshwari 250682bdc939SRajeshwari thermal-sensors = <&tsens1 4>; 250782bdc939SRajeshwari 250882bdc939SRajeshwari trips { 250982bdc939SRajeshwari q6_hvx_alert0: trip-point0 { 251082bdc939SRajeshwari temperature = <90000>; 251182bdc939SRajeshwari hysteresis = <2000>; 251282bdc939SRajeshwari type = "hot"; 251382bdc939SRajeshwari }; 251482bdc939SRajeshwari }; 251582bdc939SRajeshwari }; 251682bdc939SRajeshwari 251782bdc939SRajeshwari camera-thermal { 251882bdc939SRajeshwari polling-delay-passive = <250>; 251982bdc939SRajeshwari polling-delay = <1000>; 252082bdc939SRajeshwari 252182bdc939SRajeshwari thermal-sensors = <&tsens1 5>; 252282bdc939SRajeshwari 252382bdc939SRajeshwari trips { 252482bdc939SRajeshwari camera_alert0: trip-point0 { 252582bdc939SRajeshwari temperature = <90000>; 252682bdc939SRajeshwari hysteresis = <2000>; 252782bdc939SRajeshwari type = "hot"; 252882bdc939SRajeshwari }; 252982bdc939SRajeshwari }; 253082bdc939SRajeshwari }; 253182bdc939SRajeshwari 253282bdc939SRajeshwari mdm-core-thermal { 253382bdc939SRajeshwari polling-delay-passive = <250>; 253482bdc939SRajeshwari polling-delay = <1000>; 253582bdc939SRajeshwari 253682bdc939SRajeshwari thermal-sensors = <&tsens1 6>; 253782bdc939SRajeshwari 253882bdc939SRajeshwari trips { 253982bdc939SRajeshwari mdm_alert0: trip-point0 { 254082bdc939SRajeshwari temperature = <90000>; 254182bdc939SRajeshwari hysteresis = <2000>; 254282bdc939SRajeshwari type = "hot"; 254382bdc939SRajeshwari }; 254482bdc939SRajeshwari }; 254582bdc939SRajeshwari }; 254682bdc939SRajeshwari 254782bdc939SRajeshwari mdm-dsp-thermal { 254882bdc939SRajeshwari polling-delay-passive = <250>; 254982bdc939SRajeshwari polling-delay = <1000>; 255082bdc939SRajeshwari 255182bdc939SRajeshwari thermal-sensors = <&tsens1 7>; 255282bdc939SRajeshwari 255382bdc939SRajeshwari trips { 255482bdc939SRajeshwari mdm_dsp_alert0: trip-point0 { 255582bdc939SRajeshwari temperature = <90000>; 255682bdc939SRajeshwari hysteresis = <2000>; 255782bdc939SRajeshwari type = "hot"; 255882bdc939SRajeshwari }; 255982bdc939SRajeshwari }; 256082bdc939SRajeshwari }; 256182bdc939SRajeshwari 256282bdc939SRajeshwari npu-thermal { 256382bdc939SRajeshwari polling-delay-passive = <250>; 256482bdc939SRajeshwari polling-delay = <1000>; 256582bdc939SRajeshwari 256682bdc939SRajeshwari thermal-sensors = <&tsens1 8>; 256782bdc939SRajeshwari 256882bdc939SRajeshwari trips { 256982bdc939SRajeshwari npu_alert0: trip-point0 { 257082bdc939SRajeshwari temperature = <90000>; 257182bdc939SRajeshwari hysteresis = <2000>; 257282bdc939SRajeshwari type = "hot"; 257382bdc939SRajeshwari }; 257482bdc939SRajeshwari }; 257582bdc939SRajeshwari }; 257682bdc939SRajeshwari 257782bdc939SRajeshwari video-thermal { 257882bdc939SRajeshwari polling-delay-passive = <250>; 257982bdc939SRajeshwari polling-delay = <1000>; 258082bdc939SRajeshwari 258182bdc939SRajeshwari thermal-sensors = <&tsens1 9>; 258282bdc939SRajeshwari 258382bdc939SRajeshwari trips { 258482bdc939SRajeshwari video_alert0: trip-point0 { 258582bdc939SRajeshwari temperature = <90000>; 258682bdc939SRajeshwari hysteresis = <2000>; 258782bdc939SRajeshwari type = "hot"; 258882bdc939SRajeshwari }; 258982bdc939SRajeshwari }; 259082bdc939SRajeshwari }; 259182bdc939SRajeshwari }; 259282bdc939SRajeshwari 259390db71e4SRajendra Nayak timer { 259490db71e4SRajendra Nayak compatible = "arm,armv8-timer"; 259590db71e4SRajendra Nayak interrupts = <GIC_PPI 1 IRQ_TYPE_LEVEL_LOW>, 259690db71e4SRajendra Nayak <GIC_PPI 2 IRQ_TYPE_LEVEL_LOW>, 259790db71e4SRajendra Nayak <GIC_PPI 3 IRQ_TYPE_LEVEL_LOW>, 259890db71e4SRajendra Nayak <GIC_PPI 0 IRQ_TYPE_LEVEL_LOW>; 259990db71e4SRajendra Nayak }; 260090db71e4SRajendra Nayak}; 2601