1// SPDX-License-Identifier: (GPL-2.0 OR MIT) 2/* 3 * Copyright (c) 2021 MediaTek Inc. 4 * Author: Seiya Wang <seiya.wang@mediatek.com> 5 */ 6 7/dts-v1/; 8#include <dt-bindings/clock/mt8195-clk.h> 9#include <dt-bindings/gce/mt8195-gce.h> 10#include <dt-bindings/interrupt-controller/arm-gic.h> 11#include <dt-bindings/interrupt-controller/irq.h> 12#include <dt-bindings/memory/mt8195-memory-port.h> 13#include <dt-bindings/phy/phy.h> 14#include <dt-bindings/pinctrl/mt8195-pinfunc.h> 15#include <dt-bindings/power/mt8195-power.h> 16 17/ { 18 compatible = "mediatek,mt8195"; 19 interrupt-parent = <&gic>; 20 #address-cells = <2>; 21 #size-cells = <2>; 22 23 aliases { 24 gce0 = &gce0; 25 gce1 = &gce1; 26 }; 27 28 cpus { 29 #address-cells = <1>; 30 #size-cells = <0>; 31 32 cpu0: cpu@0 { 33 device_type = "cpu"; 34 compatible = "arm,cortex-a55"; 35 reg = <0x000>; 36 enable-method = "psci"; 37 performance-domains = <&performance 0>; 38 clock-frequency = <1701000000>; 39 capacity-dmips-mhz = <578>; 40 cpu-idle-states = <&cpu_off_l &cluster_off_l>; 41 next-level-cache = <&l2_0>; 42 #cooling-cells = <2>; 43 }; 44 45 cpu1: cpu@100 { 46 device_type = "cpu"; 47 compatible = "arm,cortex-a55"; 48 reg = <0x100>; 49 enable-method = "psci"; 50 performance-domains = <&performance 0>; 51 clock-frequency = <1701000000>; 52 capacity-dmips-mhz = <578>; 53 cpu-idle-states = <&cpu_off_l &cluster_off_l>; 54 next-level-cache = <&l2_0>; 55 #cooling-cells = <2>; 56 }; 57 58 cpu2: cpu@200 { 59 device_type = "cpu"; 60 compatible = "arm,cortex-a55"; 61 reg = <0x200>; 62 enable-method = "psci"; 63 performance-domains = <&performance 0>; 64 clock-frequency = <1701000000>; 65 capacity-dmips-mhz = <578>; 66 cpu-idle-states = <&cpu_off_l &cluster_off_l>; 67 next-level-cache = <&l2_0>; 68 #cooling-cells = <2>; 69 }; 70 71 cpu3: cpu@300 { 72 device_type = "cpu"; 73 compatible = "arm,cortex-a55"; 74 reg = <0x300>; 75 enable-method = "psci"; 76 performance-domains = <&performance 0>; 77 clock-frequency = <1701000000>; 78 capacity-dmips-mhz = <578>; 79 cpu-idle-states = <&cpu_off_l &cluster_off_l>; 80 next-level-cache = <&l2_0>; 81 #cooling-cells = <2>; 82 }; 83 84 cpu4: cpu@400 { 85 device_type = "cpu"; 86 compatible = "arm,cortex-a78"; 87 reg = <0x400>; 88 enable-method = "psci"; 89 performance-domains = <&performance 1>; 90 clock-frequency = <2171000000>; 91 capacity-dmips-mhz = <1024>; 92 cpu-idle-states = <&cpu_off_b &cluster_off_b>; 93 next-level-cache = <&l2_1>; 94 #cooling-cells = <2>; 95 }; 96 97 cpu5: cpu@500 { 98 device_type = "cpu"; 99 compatible = "arm,cortex-a78"; 100 reg = <0x500>; 101 enable-method = "psci"; 102 performance-domains = <&performance 1>; 103 clock-frequency = <2171000000>; 104 capacity-dmips-mhz = <1024>; 105 cpu-idle-states = <&cpu_off_b &cluster_off_b>; 106 next-level-cache = <&l2_1>; 107 #cooling-cells = <2>; 108 }; 109 110 cpu6: cpu@600 { 111 device_type = "cpu"; 112 compatible = "arm,cortex-a78"; 113 reg = <0x600>; 114 enable-method = "psci"; 115 performance-domains = <&performance 1>; 116 clock-frequency = <2171000000>; 117 capacity-dmips-mhz = <1024>; 118 cpu-idle-states = <&cpu_off_b &cluster_off_b>; 119 next-level-cache = <&l2_1>; 120 #cooling-cells = <2>; 121 }; 122 123 cpu7: cpu@700 { 124 device_type = "cpu"; 125 compatible = "arm,cortex-a78"; 126 reg = <0x700>; 127 enable-method = "psci"; 128 performance-domains = <&performance 1>; 129 clock-frequency = <2171000000>; 130 capacity-dmips-mhz = <1024>; 131 cpu-idle-states = <&cpu_off_b &cluster_off_b>; 132 next-level-cache = <&l2_1>; 133 #cooling-cells = <2>; 134 }; 135 136 cpu-map { 137 cluster0 { 138 core0 { 139 cpu = <&cpu0>; 140 }; 141 142 core1 { 143 cpu = <&cpu1>; 144 }; 145 146 core2 { 147 cpu = <&cpu2>; 148 }; 149 150 core3 { 151 cpu = <&cpu3>; 152 }; 153 }; 154 155 cluster1 { 156 core0 { 157 cpu = <&cpu4>; 158 }; 159 160 core1 { 161 cpu = <&cpu5>; 162 }; 163 164 core2 { 165 cpu = <&cpu6>; 166 }; 167 168 core3 { 169 cpu = <&cpu7>; 170 }; 171 }; 172 }; 173 174 idle-states { 175 entry-method = "psci"; 176 177 cpu_off_l: cpu-off-l { 178 compatible = "arm,idle-state"; 179 arm,psci-suspend-param = <0x00010001>; 180 local-timer-stop; 181 entry-latency-us = <50>; 182 exit-latency-us = <95>; 183 min-residency-us = <580>; 184 }; 185 186 cpu_off_b: cpu-off-b { 187 compatible = "arm,idle-state"; 188 arm,psci-suspend-param = <0x00010001>; 189 local-timer-stop; 190 entry-latency-us = <45>; 191 exit-latency-us = <140>; 192 min-residency-us = <740>; 193 }; 194 195 cluster_off_l: cluster-off-l { 196 compatible = "arm,idle-state"; 197 arm,psci-suspend-param = <0x01010002>; 198 local-timer-stop; 199 entry-latency-us = <55>; 200 exit-latency-us = <155>; 201 min-residency-us = <840>; 202 }; 203 204 cluster_off_b: cluster-off-b { 205 compatible = "arm,idle-state"; 206 arm,psci-suspend-param = <0x01010002>; 207 local-timer-stop; 208 entry-latency-us = <50>; 209 exit-latency-us = <200>; 210 min-residency-us = <1000>; 211 }; 212 }; 213 214 l2_0: l2-cache0 { 215 compatible = "cache"; 216 next-level-cache = <&l3_0>; 217 }; 218 219 l2_1: l2-cache1 { 220 compatible = "cache"; 221 next-level-cache = <&l3_0>; 222 }; 223 224 l3_0: l3-cache { 225 compatible = "cache"; 226 }; 227 }; 228 229 dsu-pmu { 230 compatible = "arm,dsu-pmu"; 231 interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH 0>; 232 cpus = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>, 233 <&cpu4>, <&cpu5>, <&cpu6>, <&cpu7>; 234 }; 235 236 dmic_codec: dmic-codec { 237 compatible = "dmic-codec"; 238 num-channels = <2>; 239 wakeup-delay-ms = <50>; 240 }; 241 242 sound: mt8195-sound { 243 mediatek,platform = <&afe>; 244 status = "disabled"; 245 }; 246 247 clk26m: oscillator-26m { 248 compatible = "fixed-clock"; 249 #clock-cells = <0>; 250 clock-frequency = <26000000>; 251 clock-output-names = "clk26m"; 252 }; 253 254 clk32k: oscillator-32k { 255 compatible = "fixed-clock"; 256 #clock-cells = <0>; 257 clock-frequency = <32768>; 258 clock-output-names = "clk32k"; 259 }; 260 261 performance: performance-controller@11bc10 { 262 compatible = "mediatek,cpufreq-hw"; 263 reg = <0 0x0011bc10 0 0x120>, <0 0x0011bd30 0 0x120>; 264 #performance-domain-cells = <1>; 265 }; 266 267 pmu-a55 { 268 compatible = "arm,cortex-a55-pmu"; 269 interrupt-parent = <&gic>; 270 interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH &ppi_cluster0>; 271 }; 272 273 pmu-a78 { 274 compatible = "arm,cortex-a78-pmu"; 275 interrupt-parent = <&gic>; 276 interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH &ppi_cluster1>; 277 }; 278 279 psci { 280 compatible = "arm,psci-1.0"; 281 method = "smc"; 282 }; 283 284 timer: timer { 285 compatible = "arm,armv8-timer"; 286 interrupt-parent = <&gic>; 287 interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH 0>, 288 <GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH 0>, 289 <GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH 0>, 290 <GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH 0>; 291 }; 292 293 soc { 294 #address-cells = <2>; 295 #size-cells = <2>; 296 compatible = "simple-bus"; 297 ranges; 298 299 gic: interrupt-controller@c000000 { 300 compatible = "arm,gic-v3"; 301 #interrupt-cells = <4>; 302 #redistributor-regions = <1>; 303 interrupt-parent = <&gic>; 304 interrupt-controller; 305 reg = <0 0x0c000000 0 0x40000>, 306 <0 0x0c040000 0 0x200000>; 307 interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH 0>; 308 309 ppi-partitions { 310 ppi_cluster0: interrupt-partition-0 { 311 affinity = <&cpu0 &cpu1 &cpu2 &cpu3>; 312 }; 313 314 ppi_cluster1: interrupt-partition-1 { 315 affinity = <&cpu4 &cpu5 &cpu6 &cpu7>; 316 }; 317 }; 318 }; 319 320 topckgen: syscon@10000000 { 321 compatible = "mediatek,mt8195-topckgen", "syscon"; 322 reg = <0 0x10000000 0 0x1000>; 323 #clock-cells = <1>; 324 }; 325 326 infracfg_ao: syscon@10001000 { 327 compatible = "mediatek,mt8195-infracfg_ao", "syscon", "simple-mfd"; 328 reg = <0 0x10001000 0 0x1000>; 329 #clock-cells = <1>; 330 #reset-cells = <1>; 331 }; 332 333 pericfg: syscon@10003000 { 334 compatible = "mediatek,mt8195-pericfg", "syscon"; 335 reg = <0 0x10003000 0 0x1000>; 336 #clock-cells = <1>; 337 }; 338 339 pio: pinctrl@10005000 { 340 compatible = "mediatek,mt8195-pinctrl"; 341 reg = <0 0x10005000 0 0x1000>, 342 <0 0x11d10000 0 0x1000>, 343 <0 0x11d30000 0 0x1000>, 344 <0 0x11d40000 0 0x1000>, 345 <0 0x11e20000 0 0x1000>, 346 <0 0x11eb0000 0 0x1000>, 347 <0 0x11f40000 0 0x1000>, 348 <0 0x1000b000 0 0x1000>; 349 reg-names = "iocfg0", "iocfg_bm", "iocfg_bl", 350 "iocfg_br", "iocfg_lm", "iocfg_rb", 351 "iocfg_tl", "eint"; 352 gpio-controller; 353 #gpio-cells = <2>; 354 gpio-ranges = <&pio 0 0 144>; 355 interrupt-controller; 356 interrupts = <GIC_SPI 235 IRQ_TYPE_LEVEL_HIGH 0>; 357 #interrupt-cells = <2>; 358 }; 359 360 scpsys: syscon@10006000 { 361 compatible = "mediatek,mt8195-scpsys", "syscon", "simple-mfd"; 362 reg = <0 0x10006000 0 0x1000>; 363 364 /* System Power Manager */ 365 spm: power-controller { 366 compatible = "mediatek,mt8195-power-controller"; 367 #address-cells = <1>; 368 #size-cells = <0>; 369 #power-domain-cells = <1>; 370 371 /* power domain of the SoC */ 372 mfg0: power-domain@MT8195_POWER_DOMAIN_MFG0 { 373 reg = <MT8195_POWER_DOMAIN_MFG0>; 374 #address-cells = <1>; 375 #size-cells = <0>; 376 #power-domain-cells = <1>; 377 378 power-domain@MT8195_POWER_DOMAIN_MFG1 { 379 reg = <MT8195_POWER_DOMAIN_MFG1>; 380 clocks = <&apmixedsys CLK_APMIXED_MFGPLL>; 381 clock-names = "mfg"; 382 mediatek,infracfg = <&infracfg_ao>; 383 #address-cells = <1>; 384 #size-cells = <0>; 385 #power-domain-cells = <1>; 386 387 power-domain@MT8195_POWER_DOMAIN_MFG2 { 388 reg = <MT8195_POWER_DOMAIN_MFG2>; 389 #power-domain-cells = <0>; 390 }; 391 392 power-domain@MT8195_POWER_DOMAIN_MFG3 { 393 reg = <MT8195_POWER_DOMAIN_MFG3>; 394 #power-domain-cells = <0>; 395 }; 396 397 power-domain@MT8195_POWER_DOMAIN_MFG4 { 398 reg = <MT8195_POWER_DOMAIN_MFG4>; 399 #power-domain-cells = <0>; 400 }; 401 402 power-domain@MT8195_POWER_DOMAIN_MFG5 { 403 reg = <MT8195_POWER_DOMAIN_MFG5>; 404 #power-domain-cells = <0>; 405 }; 406 407 power-domain@MT8195_POWER_DOMAIN_MFG6 { 408 reg = <MT8195_POWER_DOMAIN_MFG6>; 409 #power-domain-cells = <0>; 410 }; 411 }; 412 }; 413 414 power-domain@MT8195_POWER_DOMAIN_VPPSYS0 { 415 reg = <MT8195_POWER_DOMAIN_VPPSYS0>; 416 clocks = <&topckgen CLK_TOP_VPP>, 417 <&topckgen CLK_TOP_CAM>, 418 <&topckgen CLK_TOP_CCU>, 419 <&topckgen CLK_TOP_IMG>, 420 <&topckgen CLK_TOP_VENC>, 421 <&topckgen CLK_TOP_VDEC>, 422 <&topckgen CLK_TOP_WPE_VPP>, 423 <&topckgen CLK_TOP_CFG_VPP0>, 424 <&vppsys0 CLK_VPP0_SMI_COMMON>, 425 <&vppsys0 CLK_VPP0_GALS_VDO0_LARB0>, 426 <&vppsys0 CLK_VPP0_GALS_VDO0_LARB1>, 427 <&vppsys0 CLK_VPP0_GALS_VENCSYS>, 428 <&vppsys0 CLK_VPP0_GALS_VENCSYS_CORE1>, 429 <&vppsys0 CLK_VPP0_GALS_INFRA>, 430 <&vppsys0 CLK_VPP0_GALS_CAMSYS>, 431 <&vppsys0 CLK_VPP0_GALS_VPP1_LARB5>, 432 <&vppsys0 CLK_VPP0_GALS_VPP1_LARB6>, 433 <&vppsys0 CLK_VPP0_SMI_REORDER>, 434 <&vppsys0 CLK_VPP0_SMI_IOMMU>, 435 <&vppsys0 CLK_VPP0_GALS_IMGSYS_CAMSYS>, 436 <&vppsys0 CLK_VPP0_GALS_EMI0_EMI1>, 437 <&vppsys0 CLK_VPP0_SMI_SUB_COMMON_REORDER>, 438 <&vppsys0 CLK_VPP0_SMI_RSI>, 439 <&vppsys0 CLK_VPP0_SMI_COMMON_LARB4>, 440 <&vppsys0 CLK_VPP0_GALS_VDEC_VDEC_CORE1>, 441 <&vppsys0 CLK_VPP0_GALS_VPP1_WPE>, 442 <&vppsys0 CLK_VPP0_GALS_VDO0_VDO1_VENCSYS_CORE1>; 443 clock-names = "vppsys", "vppsys1", "vppsys2", "vppsys3", 444 "vppsys4", "vppsys5", "vppsys6", "vppsys7", 445 "vppsys0-0", "vppsys0-1", "vppsys0-2", "vppsys0-3", 446 "vppsys0-4", "vppsys0-5", "vppsys0-6", "vppsys0-7", 447 "vppsys0-8", "vppsys0-9", "vppsys0-10", "vppsys0-11", 448 "vppsys0-12", "vppsys0-13", "vppsys0-14", 449 "vppsys0-15", "vppsys0-16", "vppsys0-17", 450 "vppsys0-18"; 451 mediatek,infracfg = <&infracfg_ao>; 452 #address-cells = <1>; 453 #size-cells = <0>; 454 #power-domain-cells = <1>; 455 456 power-domain@MT8195_POWER_DOMAIN_VDEC1 { 457 reg = <MT8195_POWER_DOMAIN_VDEC1>; 458 clocks = <&vdecsys CLK_VDEC_LARB1>; 459 clock-names = "vdec1-0"; 460 mediatek,infracfg = <&infracfg_ao>; 461 #power-domain-cells = <0>; 462 }; 463 464 power-domain@MT8195_POWER_DOMAIN_VENC_CORE1 { 465 reg = <MT8195_POWER_DOMAIN_VENC_CORE1>; 466 mediatek,infracfg = <&infracfg_ao>; 467 #power-domain-cells = <0>; 468 }; 469 470 power-domain@MT8195_POWER_DOMAIN_VDOSYS0 { 471 reg = <MT8195_POWER_DOMAIN_VDOSYS0>; 472 clocks = <&topckgen CLK_TOP_CFG_VDO0>, 473 <&vdosys0 CLK_VDO0_SMI_GALS>, 474 <&vdosys0 CLK_VDO0_SMI_COMMON>, 475 <&vdosys0 CLK_VDO0_SMI_EMI>, 476 <&vdosys0 CLK_VDO0_SMI_IOMMU>, 477 <&vdosys0 CLK_VDO0_SMI_LARB>, 478 <&vdosys0 CLK_VDO0_SMI_RSI>; 479 clock-names = "vdosys0", "vdosys0-0", "vdosys0-1", 480 "vdosys0-2", "vdosys0-3", 481 "vdosys0-4", "vdosys0-5"; 482 mediatek,infracfg = <&infracfg_ao>; 483 #address-cells = <1>; 484 #size-cells = <0>; 485 #power-domain-cells = <1>; 486 487 power-domain@MT8195_POWER_DOMAIN_VPPSYS1 { 488 reg = <MT8195_POWER_DOMAIN_VPPSYS1>; 489 clocks = <&topckgen CLK_TOP_CFG_VPP1>, 490 <&vppsys1 CLK_VPP1_VPPSYS1_GALS>, 491 <&vppsys1 CLK_VPP1_VPPSYS1_LARB>; 492 clock-names = "vppsys1", "vppsys1-0", 493 "vppsys1-1"; 494 mediatek,infracfg = <&infracfg_ao>; 495 #power-domain-cells = <0>; 496 }; 497 498 power-domain@MT8195_POWER_DOMAIN_WPESYS { 499 reg = <MT8195_POWER_DOMAIN_WPESYS>; 500 clocks = <&wpesys CLK_WPE_SMI_LARB7>, 501 <&wpesys CLK_WPE_SMI_LARB8>, 502 <&wpesys CLK_WPE_SMI_LARB7_P>, 503 <&wpesys CLK_WPE_SMI_LARB8_P>; 504 clock-names = "wepsys-0", "wepsys-1", "wepsys-2", 505 "wepsys-3"; 506 mediatek,infracfg = <&infracfg_ao>; 507 #power-domain-cells = <0>; 508 }; 509 510 power-domain@MT8195_POWER_DOMAIN_VDEC0 { 511 reg = <MT8195_POWER_DOMAIN_VDEC0>; 512 clocks = <&vdecsys_soc CLK_VDEC_SOC_LARB1>; 513 clock-names = "vdec0-0"; 514 mediatek,infracfg = <&infracfg_ao>; 515 #power-domain-cells = <0>; 516 }; 517 518 power-domain@MT8195_POWER_DOMAIN_VDEC2 { 519 reg = <MT8195_POWER_DOMAIN_VDEC2>; 520 clocks = <&vdecsys_core1 CLK_VDEC_CORE1_LARB1>; 521 clock-names = "vdec2-0"; 522 mediatek,infracfg = <&infracfg_ao>; 523 #power-domain-cells = <0>; 524 }; 525 526 power-domain@MT8195_POWER_DOMAIN_VENC { 527 reg = <MT8195_POWER_DOMAIN_VENC>; 528 mediatek,infracfg = <&infracfg_ao>; 529 #power-domain-cells = <0>; 530 }; 531 532 power-domain@MT8195_POWER_DOMAIN_VDOSYS1 { 533 reg = <MT8195_POWER_DOMAIN_VDOSYS1>; 534 clocks = <&topckgen CLK_TOP_CFG_VDO1>, 535 <&vdosys1 CLK_VDO1_SMI_LARB2>, 536 <&vdosys1 CLK_VDO1_SMI_LARB3>, 537 <&vdosys1 CLK_VDO1_GALS>; 538 clock-names = "vdosys1", "vdosys1-0", 539 "vdosys1-1", "vdosys1-2"; 540 mediatek,infracfg = <&infracfg_ao>; 541 #address-cells = <1>; 542 #size-cells = <0>; 543 #power-domain-cells = <1>; 544 545 power-domain@MT8195_POWER_DOMAIN_DP_TX { 546 reg = <MT8195_POWER_DOMAIN_DP_TX>; 547 mediatek,infracfg = <&infracfg_ao>; 548 #power-domain-cells = <0>; 549 }; 550 551 power-domain@MT8195_POWER_DOMAIN_EPD_TX { 552 reg = <MT8195_POWER_DOMAIN_EPD_TX>; 553 mediatek,infracfg = <&infracfg_ao>; 554 #power-domain-cells = <0>; 555 }; 556 557 power-domain@MT8195_POWER_DOMAIN_HDMI_TX { 558 reg = <MT8195_POWER_DOMAIN_HDMI_TX>; 559 clocks = <&topckgen CLK_TOP_HDMI_APB>; 560 clock-names = "hdmi_tx"; 561 #power-domain-cells = <0>; 562 }; 563 }; 564 565 power-domain@MT8195_POWER_DOMAIN_IMG { 566 reg = <MT8195_POWER_DOMAIN_IMG>; 567 clocks = <&imgsys CLK_IMG_LARB9>, 568 <&imgsys CLK_IMG_GALS>; 569 clock-names = "img-0", "img-1"; 570 mediatek,infracfg = <&infracfg_ao>; 571 #address-cells = <1>; 572 #size-cells = <0>; 573 #power-domain-cells = <1>; 574 575 power-domain@MT8195_POWER_DOMAIN_DIP { 576 reg = <MT8195_POWER_DOMAIN_DIP>; 577 #power-domain-cells = <0>; 578 }; 579 580 power-domain@MT8195_POWER_DOMAIN_IPE { 581 reg = <MT8195_POWER_DOMAIN_IPE>; 582 clocks = <&topckgen CLK_TOP_IPE>, 583 <&imgsys CLK_IMG_IPE>, 584 <&ipesys CLK_IPE_SMI_LARB12>; 585 clock-names = "ipe", "ipe-0", "ipe-1"; 586 mediatek,infracfg = <&infracfg_ao>; 587 #power-domain-cells = <0>; 588 }; 589 }; 590 591 power-domain@MT8195_POWER_DOMAIN_CAM { 592 reg = <MT8195_POWER_DOMAIN_CAM>; 593 clocks = <&camsys CLK_CAM_LARB13>, 594 <&camsys CLK_CAM_LARB14>, 595 <&camsys CLK_CAM_CAM2MM0_GALS>, 596 <&camsys CLK_CAM_CAM2MM1_GALS>, 597 <&camsys CLK_CAM_CAM2SYS_GALS>; 598 clock-names = "cam-0", "cam-1", "cam-2", "cam-3", 599 "cam-4"; 600 mediatek,infracfg = <&infracfg_ao>; 601 #address-cells = <1>; 602 #size-cells = <0>; 603 #power-domain-cells = <1>; 604 605 power-domain@MT8195_POWER_DOMAIN_CAM_RAWA { 606 reg = <MT8195_POWER_DOMAIN_CAM_RAWA>; 607 #power-domain-cells = <0>; 608 }; 609 610 power-domain@MT8195_POWER_DOMAIN_CAM_RAWB { 611 reg = <MT8195_POWER_DOMAIN_CAM_RAWB>; 612 #power-domain-cells = <0>; 613 }; 614 615 power-domain@MT8195_POWER_DOMAIN_CAM_MRAW { 616 reg = <MT8195_POWER_DOMAIN_CAM_MRAW>; 617 #power-domain-cells = <0>; 618 }; 619 }; 620 }; 621 }; 622 623 power-domain@MT8195_POWER_DOMAIN_PCIE_MAC_P0 { 624 reg = <MT8195_POWER_DOMAIN_PCIE_MAC_P0>; 625 mediatek,infracfg = <&infracfg_ao>; 626 #power-domain-cells = <0>; 627 }; 628 629 power-domain@MT8195_POWER_DOMAIN_PCIE_MAC_P1 { 630 reg = <MT8195_POWER_DOMAIN_PCIE_MAC_P1>; 631 mediatek,infracfg = <&infracfg_ao>; 632 #power-domain-cells = <0>; 633 }; 634 635 power-domain@MT8195_POWER_DOMAIN_PCIE_PHY { 636 reg = <MT8195_POWER_DOMAIN_PCIE_PHY>; 637 #power-domain-cells = <0>; 638 }; 639 640 power-domain@MT8195_POWER_DOMAIN_SSUSB_PCIE_PHY { 641 reg = <MT8195_POWER_DOMAIN_SSUSB_PCIE_PHY>; 642 #power-domain-cells = <0>; 643 }; 644 645 power-domain@MT8195_POWER_DOMAIN_CSI_RX_TOP { 646 reg = <MT8195_POWER_DOMAIN_CSI_RX_TOP>; 647 clocks = <&topckgen CLK_TOP_SENINF>, 648 <&topckgen CLK_TOP_SENINF2>; 649 clock-names = "csi_rx_top", "csi_rx_top1"; 650 #power-domain-cells = <0>; 651 }; 652 653 power-domain@MT8195_POWER_DOMAIN_ETHER { 654 reg = <MT8195_POWER_DOMAIN_ETHER>; 655 clocks = <&pericfg_ao CLK_PERI_AO_ETHERNET_MAC>; 656 clock-names = "ether"; 657 #power-domain-cells = <0>; 658 }; 659 660 power-domain@MT8195_POWER_DOMAIN_ADSP { 661 reg = <MT8195_POWER_DOMAIN_ADSP>; 662 clocks = <&topckgen CLK_TOP_ADSP>, 663 <&topckgen CLK_TOP_AUDIO_LOCAL_BUS>; 664 clock-names = "adsp", "adsp1"; 665 #address-cells = <1>; 666 #size-cells = <0>; 667 mediatek,infracfg = <&infracfg_ao>; 668 #power-domain-cells = <1>; 669 670 power-domain@MT8195_POWER_DOMAIN_AUDIO { 671 reg = <MT8195_POWER_DOMAIN_AUDIO>; 672 clocks = <&topckgen CLK_TOP_A1SYS_HP>, 673 <&topckgen CLK_TOP_AUD_INTBUS>, 674 <&topckgen CLK_TOP_AUDIO_LOCAL_BUS>, 675 <&infracfg_ao CLK_INFRA_AO_AUDIO_26M_B>; 676 clock-names = "audio", "audio1", "audio2", 677 "audio3"; 678 mediatek,infracfg = <&infracfg_ao>; 679 #power-domain-cells = <0>; 680 }; 681 }; 682 }; 683 }; 684 685 watchdog: watchdog@10007000 { 686 compatible = "mediatek,mt8195-wdt", 687 "mediatek,mt6589-wdt"; 688 mediatek,disable-extrst; 689 reg = <0 0x10007000 0 0x100>; 690 #reset-cells = <1>; 691 }; 692 693 apmixedsys: syscon@1000c000 { 694 compatible = "mediatek,mt8195-apmixedsys", "syscon"; 695 reg = <0 0x1000c000 0 0x1000>; 696 #clock-cells = <1>; 697 }; 698 699 systimer: timer@10017000 { 700 compatible = "mediatek,mt8195-timer", 701 "mediatek,mt6765-timer"; 702 reg = <0 0x10017000 0 0x1000>; 703 interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH 0>; 704 clocks = <&topckgen CLK_TOP_CLK26M_D2>; 705 }; 706 707 pwrap: pwrap@10024000 { 708 compatible = "mediatek,mt8195-pwrap", "syscon"; 709 reg = <0 0x10024000 0 0x1000>; 710 reg-names = "pwrap"; 711 interrupts = <GIC_SPI 243 IRQ_TYPE_LEVEL_HIGH 0>; 712 clocks = <&infracfg_ao CLK_INFRA_AO_PMIC_AP>, 713 <&infracfg_ao CLK_INFRA_AO_PMIC_TMR>; 714 clock-names = "spi", "wrap"; 715 assigned-clocks = <&topckgen CLK_TOP_PWRAP_ULPOSC>; 716 assigned-clock-parents = <&topckgen CLK_TOP_ULPOSC1_D10>; 717 }; 718 719 spmi: spmi@10027000 { 720 compatible = "mediatek,mt8195-spmi"; 721 reg = <0 0x10027000 0 0x000e00>, 722 <0 0x10029000 0 0x000100>; 723 reg-names = "pmif", "spmimst"; 724 clocks = <&infracfg_ao CLK_INFRA_AO_PMIC_AP>, 725 <&infracfg_ao CLK_INFRA_AO_PMIC_TMR>, 726 <&topckgen CLK_TOP_SPMI_M_MST>; 727 clock-names = "pmif_sys_ck", 728 "pmif_tmr_ck", 729 "spmimst_clk_mux"; 730 assigned-clocks = <&topckgen CLK_TOP_PWRAP_ULPOSC>; 731 assigned-clock-parents = <&topckgen CLK_TOP_ULPOSC1_D10>; 732 }; 733 734 iommu_infra: infra-iommu@10315000 { 735 compatible = "mediatek,mt8195-iommu-infra"; 736 reg = <0 0x10315000 0 0x5000>; 737 interrupts = <GIC_SPI 795 IRQ_TYPE_LEVEL_HIGH 0>, 738 <GIC_SPI 796 IRQ_TYPE_LEVEL_HIGH 0>, 739 <GIC_SPI 797 IRQ_TYPE_LEVEL_HIGH 0>, 740 <GIC_SPI 798 IRQ_TYPE_LEVEL_HIGH 0>, 741 <GIC_SPI 799 IRQ_TYPE_LEVEL_HIGH 0>; 742 #iommu-cells = <1>; 743 }; 744 745 gce0: mailbox@10320000 { 746 compatible = "mediatek,mt8195-gce"; 747 reg = <0 0x10320000 0 0x4000>; 748 interrupts = <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH 0>; 749 #mbox-cells = <2>; 750 clocks = <&infracfg_ao CLK_INFRA_AO_GCE>; 751 }; 752 753 gce1: mailbox@10330000 { 754 compatible = "mediatek,mt8195-gce"; 755 reg = <0 0x10330000 0 0x4000>; 756 interrupts = <GIC_SPI 228 IRQ_TYPE_LEVEL_HIGH 0>; 757 #mbox-cells = <2>; 758 clocks = <&infracfg_ao CLK_INFRA_AO_GCE2>; 759 }; 760 761 scp: scp@10500000 { 762 compatible = "mediatek,mt8195-scp"; 763 reg = <0 0x10500000 0 0x100000>, 764 <0 0x10720000 0 0xe0000>, 765 <0 0x10700000 0 0x8000>; 766 reg-names = "sram", "cfg", "l1tcm"; 767 interrupts = <GIC_SPI 462 IRQ_TYPE_LEVEL_HIGH 0>; 768 status = "disabled"; 769 }; 770 771 scp_adsp: clock-controller@10720000 { 772 compatible = "mediatek,mt8195-scp_adsp"; 773 reg = <0 0x10720000 0 0x1000>; 774 #clock-cells = <1>; 775 }; 776 777 adsp: dsp@10803000 { 778 compatible = "mediatek,mt8195-dsp"; 779 reg = <0 0x10803000 0 0x1000>, 780 <0 0x10840000 0 0x40000>; 781 reg-names = "cfg", "sram"; 782 clocks = <&topckgen CLK_TOP_ADSP>, 783 <&clk26m>, 784 <&topckgen CLK_TOP_AUDIO_LOCAL_BUS>, 785 <&topckgen CLK_TOP_MAINPLL_D7_D2>, 786 <&scp_adsp CLK_SCP_ADSP_AUDIODSP>, 787 <&topckgen CLK_TOP_AUDIO_H>; 788 clock-names = "adsp_sel", 789 "clk26m_ck", 790 "audio_local_bus", 791 "mainpll_d7_d2", 792 "scp_adsp_audiodsp", 793 "audio_h"; 794 power-domains = <&spm MT8195_POWER_DOMAIN_ADSP>; 795 mbox-names = "rx", "tx"; 796 mboxes = <&adsp_mailbox0>, <&adsp_mailbox1>; 797 status = "disabled"; 798 }; 799 800 adsp_mailbox0: mailbox@10816000 { 801 compatible = "mediatek,mt8195-adsp-mbox"; 802 #mbox-cells = <0>; 803 reg = <0 0x10816000 0 0x1000>; 804 interrupts = <GIC_SPI 702 IRQ_TYPE_LEVEL_HIGH 0>; 805 }; 806 807 adsp_mailbox1: mailbox@10817000 { 808 compatible = "mediatek,mt8195-adsp-mbox"; 809 #mbox-cells = <0>; 810 reg = <0 0x10817000 0 0x1000>; 811 interrupts = <GIC_SPI 703 IRQ_TYPE_LEVEL_HIGH 0>; 812 }; 813 814 afe: mt8195-afe-pcm@10890000 { 815 compatible = "mediatek,mt8195-audio"; 816 reg = <0 0x10890000 0 0x10000>; 817 mediatek,topckgen = <&topckgen>; 818 power-domains = <&spm MT8195_POWER_DOMAIN_AUDIO>; 819 interrupts = <GIC_SPI 822 IRQ_TYPE_LEVEL_HIGH 0>; 820 resets = <&watchdog 14>; 821 reset-names = "audiosys"; 822 clocks = <&clk26m>, 823 <&apmixedsys CLK_APMIXED_APLL1>, 824 <&apmixedsys CLK_APMIXED_APLL2>, 825 <&topckgen CLK_TOP_APLL12_DIV0>, 826 <&topckgen CLK_TOP_APLL12_DIV1>, 827 <&topckgen CLK_TOP_APLL12_DIV2>, 828 <&topckgen CLK_TOP_APLL12_DIV3>, 829 <&topckgen CLK_TOP_APLL12_DIV9>, 830 <&topckgen CLK_TOP_A1SYS_HP>, 831 <&topckgen CLK_TOP_AUD_INTBUS>, 832 <&topckgen CLK_TOP_AUDIO_H>, 833 <&topckgen CLK_TOP_AUDIO_LOCAL_BUS>, 834 <&topckgen CLK_TOP_DPTX_MCK>, 835 <&topckgen CLK_TOP_I2SO1_MCK>, 836 <&topckgen CLK_TOP_I2SO2_MCK>, 837 <&topckgen CLK_TOP_I2SI1_MCK>, 838 <&topckgen CLK_TOP_I2SI2_MCK>, 839 <&infracfg_ao CLK_INFRA_AO_AUDIO_26M_B>, 840 <&scp_adsp CLK_SCP_ADSP_AUDIODSP>; 841 clock-names = "clk26m", 842 "apll1_ck", 843 "apll2_ck", 844 "apll12_div0", 845 "apll12_div1", 846 "apll12_div2", 847 "apll12_div3", 848 "apll12_div9", 849 "a1sys_hp_sel", 850 "aud_intbus_sel", 851 "audio_h_sel", 852 "audio_local_bus_sel", 853 "dptx_m_sel", 854 "i2so1_m_sel", 855 "i2so2_m_sel", 856 "i2si1_m_sel", 857 "i2si2_m_sel", 858 "infra_ao_audio_26m_b", 859 "scp_adsp_audiodsp"; 860 status = "disabled"; 861 }; 862 863 uart0: serial@11001100 { 864 compatible = "mediatek,mt8195-uart", 865 "mediatek,mt6577-uart"; 866 reg = <0 0x11001100 0 0x100>; 867 interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH 0>; 868 clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_AO_UART0>; 869 clock-names = "baud", "bus"; 870 status = "disabled"; 871 }; 872 873 uart1: serial@11001200 { 874 compatible = "mediatek,mt8195-uart", 875 "mediatek,mt6577-uart"; 876 reg = <0 0x11001200 0 0x100>; 877 interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH 0>; 878 clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_AO_UART1>; 879 clock-names = "baud", "bus"; 880 status = "disabled"; 881 }; 882 883 uart2: serial@11001300 { 884 compatible = "mediatek,mt8195-uart", 885 "mediatek,mt6577-uart"; 886 reg = <0 0x11001300 0 0x100>; 887 interrupts = <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH 0>; 888 clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_AO_UART2>; 889 clock-names = "baud", "bus"; 890 status = "disabled"; 891 }; 892 893 uart3: serial@11001400 { 894 compatible = "mediatek,mt8195-uart", 895 "mediatek,mt6577-uart"; 896 reg = <0 0x11001400 0 0x100>; 897 interrupts = <GIC_SPI 723 IRQ_TYPE_LEVEL_HIGH 0>; 898 clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_AO_UART3>; 899 clock-names = "baud", "bus"; 900 status = "disabled"; 901 }; 902 903 uart4: serial@11001500 { 904 compatible = "mediatek,mt8195-uart", 905 "mediatek,mt6577-uart"; 906 reg = <0 0x11001500 0 0x100>; 907 interrupts = <GIC_SPI 724 IRQ_TYPE_LEVEL_HIGH 0>; 908 clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_AO_UART4>; 909 clock-names = "baud", "bus"; 910 status = "disabled"; 911 }; 912 913 uart5: serial@11001600 { 914 compatible = "mediatek,mt8195-uart", 915 "mediatek,mt6577-uart"; 916 reg = <0 0x11001600 0 0x100>; 917 interrupts = <GIC_SPI 725 IRQ_TYPE_LEVEL_HIGH 0>; 918 clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_AO_UART5>; 919 clock-names = "baud", "bus"; 920 status = "disabled"; 921 }; 922 923 auxadc: auxadc@11002000 { 924 compatible = "mediatek,mt8195-auxadc", 925 "mediatek,mt8173-auxadc"; 926 reg = <0 0x11002000 0 0x1000>; 927 clocks = <&infracfg_ao CLK_INFRA_AO_AUXADC>; 928 clock-names = "main"; 929 #io-channel-cells = <1>; 930 status = "disabled"; 931 }; 932 933 pericfg_ao: syscon@11003000 { 934 compatible = "mediatek,mt8195-pericfg_ao", "syscon"; 935 reg = <0 0x11003000 0 0x1000>; 936 #clock-cells = <1>; 937 }; 938 939 spi0: spi@1100a000 { 940 compatible = "mediatek,mt8195-spi", 941 "mediatek,mt6765-spi"; 942 #address-cells = <1>; 943 #size-cells = <0>; 944 reg = <0 0x1100a000 0 0x1000>; 945 interrupts = <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH 0>; 946 clocks = <&topckgen CLK_TOP_UNIVPLL_D6_D2>, 947 <&topckgen CLK_TOP_SPI>, 948 <&infracfg_ao CLK_INFRA_AO_SPI0>; 949 clock-names = "parent-clk", "sel-clk", "spi-clk"; 950 status = "disabled"; 951 }; 952 953 spi1: spi@11010000 { 954 compatible = "mediatek,mt8195-spi", 955 "mediatek,mt6765-spi"; 956 #address-cells = <1>; 957 #size-cells = <0>; 958 reg = <0 0x11010000 0 0x1000>; 959 interrupts = <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH 0>; 960 clocks = <&topckgen CLK_TOP_UNIVPLL_D6_D2>, 961 <&topckgen CLK_TOP_SPI>, 962 <&infracfg_ao CLK_INFRA_AO_SPI1>; 963 clock-names = "parent-clk", "sel-clk", "spi-clk"; 964 status = "disabled"; 965 }; 966 967 spi2: spi@11012000 { 968 compatible = "mediatek,mt8195-spi", 969 "mediatek,mt6765-spi"; 970 #address-cells = <1>; 971 #size-cells = <0>; 972 reg = <0 0x11012000 0 0x1000>; 973 interrupts = <GIC_SPI 193 IRQ_TYPE_LEVEL_HIGH 0>; 974 clocks = <&topckgen CLK_TOP_UNIVPLL_D6_D2>, 975 <&topckgen CLK_TOP_SPI>, 976 <&infracfg_ao CLK_INFRA_AO_SPI2>; 977 clock-names = "parent-clk", "sel-clk", "spi-clk"; 978 status = "disabled"; 979 }; 980 981 spi3: spi@11013000 { 982 compatible = "mediatek,mt8195-spi", 983 "mediatek,mt6765-spi"; 984 #address-cells = <1>; 985 #size-cells = <0>; 986 reg = <0 0x11013000 0 0x1000>; 987 interrupts = <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH 0>; 988 clocks = <&topckgen CLK_TOP_UNIVPLL_D6_D2>, 989 <&topckgen CLK_TOP_SPI>, 990 <&infracfg_ao CLK_INFRA_AO_SPI3>; 991 clock-names = "parent-clk", "sel-clk", "spi-clk"; 992 status = "disabled"; 993 }; 994 995 spi4: spi@11018000 { 996 compatible = "mediatek,mt8195-spi", 997 "mediatek,mt6765-spi"; 998 #address-cells = <1>; 999 #size-cells = <0>; 1000 reg = <0 0x11018000 0 0x1000>; 1001 interrupts = <GIC_SPI 195 IRQ_TYPE_LEVEL_HIGH 0>; 1002 clocks = <&topckgen CLK_TOP_UNIVPLL_D6_D2>, 1003 <&topckgen CLK_TOP_SPI>, 1004 <&infracfg_ao CLK_INFRA_AO_SPI4>; 1005 clock-names = "parent-clk", "sel-clk", "spi-clk"; 1006 status = "disabled"; 1007 }; 1008 1009 spi5: spi@11019000 { 1010 compatible = "mediatek,mt8195-spi", 1011 "mediatek,mt6765-spi"; 1012 #address-cells = <1>; 1013 #size-cells = <0>; 1014 reg = <0 0x11019000 0 0x1000>; 1015 interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH 0>; 1016 clocks = <&topckgen CLK_TOP_UNIVPLL_D6_D2>, 1017 <&topckgen CLK_TOP_SPI>, 1018 <&infracfg_ao CLK_INFRA_AO_SPI5>; 1019 clock-names = "parent-clk", "sel-clk", "spi-clk"; 1020 status = "disabled"; 1021 }; 1022 1023 spis0: spi@1101d000 { 1024 compatible = "mediatek,mt8195-spi-slave"; 1025 reg = <0 0x1101d000 0 0x1000>; 1026 interrupts = <GIC_SPI 197 IRQ_TYPE_LEVEL_HIGH 0>; 1027 clocks = <&infracfg_ao CLK_INFRA_AO_SPIS0>; 1028 clock-names = "spi"; 1029 assigned-clocks = <&topckgen CLK_TOP_SPIS>; 1030 assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D6>; 1031 status = "disabled"; 1032 }; 1033 1034 spis1: spi@1101e000 { 1035 compatible = "mediatek,mt8195-spi-slave"; 1036 reg = <0 0x1101e000 0 0x1000>; 1037 interrupts = <GIC_SPI 198 IRQ_TYPE_LEVEL_HIGH 0>; 1038 clocks = <&infracfg_ao CLK_INFRA_AO_SPIS1>; 1039 clock-names = "spi"; 1040 assigned-clocks = <&topckgen CLK_TOP_SPIS>; 1041 assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D6>; 1042 status = "disabled"; 1043 }; 1044 1045 xhci0: usb@11200000 { 1046 compatible = "mediatek,mt8195-xhci", 1047 "mediatek,mtk-xhci"; 1048 reg = <0 0x11200000 0 0x1000>, 1049 <0 0x11203e00 0 0x0100>; 1050 reg-names = "mac", "ippc"; 1051 interrupts = <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH 0>; 1052 phys = <&u2port0 PHY_TYPE_USB2>, 1053 <&u3port0 PHY_TYPE_USB3>; 1054 assigned-clocks = <&topckgen CLK_TOP_USB_TOP>, 1055 <&topckgen CLK_TOP_SSUSB_XHCI>; 1056 assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5_D4>, 1057 <&topckgen CLK_TOP_UNIVPLL_D5_D4>; 1058 clocks = <&infracfg_ao CLK_INFRA_AO_SSUSB>, 1059 <&topckgen CLK_TOP_SSUSB_REF>, 1060 <&apmixedsys CLK_APMIXED_USB1PLL>, 1061 <&infracfg_ao CLK_INFRA_AO_SSUSB_XHCI>; 1062 clock-names = "sys_ck", "ref_ck", "mcu_ck", "xhci_ck"; 1063 mediatek,syscon-wakeup = <&pericfg 0x400 103>; 1064 wakeup-source; 1065 status = "disabled"; 1066 }; 1067 1068 mmc0: mmc@11230000 { 1069 compatible = "mediatek,mt8195-mmc", 1070 "mediatek,mt8183-mmc"; 1071 reg = <0 0x11230000 0 0x10000>, 1072 <0 0x11f50000 0 0x1000>; 1073 interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH 0>; 1074 clocks = <&topckgen CLK_TOP_MSDC50_0>, 1075 <&infracfg_ao CLK_INFRA_AO_MSDC0>, 1076 <&infracfg_ao CLK_INFRA_AO_MSDC0_SRC>; 1077 clock-names = "source", "hclk", "source_cg"; 1078 status = "disabled"; 1079 }; 1080 1081 mmc1: mmc@11240000 { 1082 compatible = "mediatek,mt8195-mmc", 1083 "mediatek,mt8183-mmc"; 1084 reg = <0 0x11240000 0 0x1000>, 1085 <0 0x11c70000 0 0x1000>; 1086 interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH 0>; 1087 clocks = <&topckgen CLK_TOP_MSDC30_1>, 1088 <&infracfg_ao CLK_INFRA_AO_MSDC1>, 1089 <&infracfg_ao CLK_INFRA_AO_MSDC1_SRC>; 1090 clock-names = "source", "hclk", "source_cg"; 1091 assigned-clocks = <&topckgen CLK_TOP_MSDC30_1>; 1092 assigned-clock-parents = <&topckgen CLK_TOP_MSDCPLL_D2>; 1093 status = "disabled"; 1094 }; 1095 1096 mmc2: mmc@11250000 { 1097 compatible = "mediatek,mt8195-mmc", 1098 "mediatek,mt8183-mmc"; 1099 reg = <0 0x11250000 0 0x1000>, 1100 <0 0x11e60000 0 0x1000>; 1101 interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH 0>; 1102 clocks = <&topckgen CLK_TOP_MSDC30_2>, 1103 <&infracfg_ao CLK_INFRA_AO_CG1_MSDC2>, 1104 <&infracfg_ao CLK_INFRA_AO_CG3_MSDC2>; 1105 clock-names = "source", "hclk", "source_cg"; 1106 assigned-clocks = <&topckgen CLK_TOP_MSDC30_2>; 1107 assigned-clock-parents = <&topckgen CLK_TOP_MSDCPLL_D2>; 1108 status = "disabled"; 1109 }; 1110 1111 xhci1: usb@11290000 { 1112 compatible = "mediatek,mt8195-xhci", 1113 "mediatek,mtk-xhci"; 1114 reg = <0 0x11290000 0 0x1000>, 1115 <0 0x11293e00 0 0x0100>; 1116 reg-names = "mac", "ippc"; 1117 interrupts = <GIC_SPI 530 IRQ_TYPE_LEVEL_HIGH 0>; 1118 phys = <&u2port1 PHY_TYPE_USB2>; 1119 assigned-clocks = <&topckgen CLK_TOP_USB_TOP_1P>, 1120 <&topckgen CLK_TOP_SSUSB_XHCI_1P>; 1121 assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5_D4>, 1122 <&topckgen CLK_TOP_UNIVPLL_D5_D4>; 1123 clocks = <&pericfg_ao CLK_PERI_AO_SSUSB_1P_BUS>, 1124 <&topckgen CLK_TOP_SSUSB_P1_REF>, 1125 <&apmixedsys CLK_APMIXED_USB1PLL>, 1126 <&pericfg_ao CLK_PERI_AO_SSUSB_1P_XHCI>; 1127 clock-names = "sys_ck", "ref_ck", "mcu_ck","xhci_ck"; 1128 mediatek,syscon-wakeup = <&pericfg 0x400 104>; 1129 wakeup-source; 1130 status = "disabled"; 1131 }; 1132 1133 xhci2: usb@112a0000 { 1134 compatible = "mediatek,mt8195-xhci", 1135 "mediatek,mtk-xhci"; 1136 reg = <0 0x112a0000 0 0x1000>, 1137 <0 0x112a3e00 0 0x0100>; 1138 reg-names = "mac", "ippc"; 1139 interrupts = <GIC_SPI 533 IRQ_TYPE_LEVEL_HIGH 0>; 1140 phys = <&u2port2 PHY_TYPE_USB2>; 1141 assigned-clocks = <&topckgen CLK_TOP_USB_TOP_2P>, 1142 <&topckgen CLK_TOP_SSUSB_XHCI_2P>; 1143 assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5_D4>, 1144 <&topckgen CLK_TOP_UNIVPLL_D5_D4>; 1145 clocks = <&pericfg_ao CLK_PERI_AO_SSUSB_2P_BUS>, 1146 <&topckgen CLK_TOP_SSUSB_P2_REF>, 1147 <&pericfg_ao CLK_PERI_AO_SSUSB_2P_XHCI>; 1148 clock-names = "sys_ck", "ref_ck", "xhci_ck"; 1149 mediatek,syscon-wakeup = <&pericfg 0x400 105>; 1150 wakeup-source; 1151 status = "disabled"; 1152 }; 1153 1154 xhci3: usb@112b0000 { 1155 compatible = "mediatek,mt8195-xhci", 1156 "mediatek,mtk-xhci"; 1157 reg = <0 0x112b0000 0 0x1000>, 1158 <0 0x112b3e00 0 0x0100>; 1159 reg-names = "mac", "ippc"; 1160 interrupts = <GIC_SPI 536 IRQ_TYPE_LEVEL_HIGH 0>; 1161 phys = <&u2port3 PHY_TYPE_USB2>; 1162 assigned-clocks = <&topckgen CLK_TOP_USB_TOP_3P>, 1163 <&topckgen CLK_TOP_SSUSB_XHCI_3P>; 1164 assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5_D4>, 1165 <&topckgen CLK_TOP_UNIVPLL_D5_D4>; 1166 clocks = <&pericfg_ao CLK_PERI_AO_SSUSB_3P_BUS>, 1167 <&topckgen CLK_TOP_SSUSB_P3_REF>, 1168 <&pericfg_ao CLK_PERI_AO_SSUSB_3P_XHCI>; 1169 clock-names = "sys_ck", "ref_ck", "xhci_ck"; 1170 mediatek,syscon-wakeup = <&pericfg 0x400 106>; 1171 wakeup-source; 1172 status = "disabled"; 1173 }; 1174 1175 nor_flash: spi@1132c000 { 1176 compatible = "mediatek,mt8195-nor", 1177 "mediatek,mt8173-nor"; 1178 reg = <0 0x1132c000 0 0x1000>; 1179 interrupts = <GIC_SPI 825 IRQ_TYPE_LEVEL_HIGH 0>; 1180 clocks = <&topckgen CLK_TOP_SPINOR>, 1181 <&pericfg_ao CLK_PERI_AO_FLASHIF_FLASH>, 1182 <&pericfg_ao CLK_PERI_AO_FLASHIF_BUS>; 1183 clock-names = "spi", "sf", "axi"; 1184 #address-cells = <1>; 1185 #size-cells = <0>; 1186 status = "disabled"; 1187 }; 1188 1189 efuse: efuse@11c10000 { 1190 compatible = "mediatek,mt8195-efuse", "mediatek,efuse"; 1191 reg = <0 0x11c10000 0 0x1000>; 1192 #address-cells = <1>; 1193 #size-cells = <1>; 1194 u3_tx_imp_p0: usb3-tx-imp@184,1 { 1195 reg = <0x184 0x1>; 1196 bits = <0 5>; 1197 }; 1198 u3_rx_imp_p0: usb3-rx-imp@184,2 { 1199 reg = <0x184 0x2>; 1200 bits = <5 5>; 1201 }; 1202 u3_intr_p0: usb3-intr@185 { 1203 reg = <0x185 0x1>; 1204 bits = <2 6>; 1205 }; 1206 comb_tx_imp_p1: usb3-tx-imp@186,1 { 1207 reg = <0x186 0x1>; 1208 bits = <0 5>; 1209 }; 1210 comb_rx_imp_p1: usb3-rx-imp@186,2 { 1211 reg = <0x186 0x2>; 1212 bits = <5 5>; 1213 }; 1214 comb_intr_p1: usb3-intr@187 { 1215 reg = <0x187 0x1>; 1216 bits = <2 6>; 1217 }; 1218 u2_intr_p0: usb2-intr-p0@188,1 { 1219 reg = <0x188 0x1>; 1220 bits = <0 5>; 1221 }; 1222 u2_intr_p1: usb2-intr-p1@188,2 { 1223 reg = <0x188 0x2>; 1224 bits = <5 5>; 1225 }; 1226 u2_intr_p2: usb2-intr-p2@189,1 { 1227 reg = <0x189 0x1>; 1228 bits = <2 5>; 1229 }; 1230 u2_intr_p3: usb2-intr-p3@189,2 { 1231 reg = <0x189 0x2>; 1232 bits = <7 5>; 1233 }; 1234 }; 1235 1236 u3phy2: t-phy@11c40000 { 1237 compatible = "mediatek,mt8195-tphy", "mediatek,generic-tphy-v3"; 1238 #address-cells = <1>; 1239 #size-cells = <1>; 1240 ranges = <0 0 0x11c40000 0x700>; 1241 status = "disabled"; 1242 1243 u2port2: usb-phy@0 { 1244 reg = <0x0 0x700>; 1245 clocks = <&topckgen CLK_TOP_SSUSB_PHY_P2_REF>; 1246 clock-names = "ref"; 1247 #phy-cells = <1>; 1248 }; 1249 }; 1250 1251 u3phy3: t-phy@11c50000 { 1252 compatible = "mediatek,mt8195-tphy", "mediatek,generic-tphy-v3"; 1253 #address-cells = <1>; 1254 #size-cells = <1>; 1255 ranges = <0 0 0x11c50000 0x700>; 1256 status = "disabled"; 1257 1258 u2port3: usb-phy@0 { 1259 reg = <0x0 0x700>; 1260 clocks = <&topckgen CLK_TOP_SSUSB_PHY_P3_REF>; 1261 clock-names = "ref"; 1262 #phy-cells = <1>; 1263 }; 1264 }; 1265 1266 i2c5: i2c@11d00000 { 1267 compatible = "mediatek,mt8195-i2c", 1268 "mediatek,mt8192-i2c"; 1269 reg = <0 0x11d00000 0 0x1000>, 1270 <0 0x10220580 0 0x80>; 1271 interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH 0>; 1272 clock-div = <1>; 1273 clocks = <&imp_iic_wrap_s CLK_IMP_IIC_WRAP_S_I2C5>, 1274 <&infracfg_ao CLK_INFRA_AO_APDMA_B>; 1275 clock-names = "main", "dma"; 1276 #address-cells = <1>; 1277 #size-cells = <0>; 1278 status = "disabled"; 1279 }; 1280 1281 i2c6: i2c@11d01000 { 1282 compatible = "mediatek,mt8195-i2c", 1283 "mediatek,mt8192-i2c"; 1284 reg = <0 0x11d01000 0 0x1000>, 1285 <0 0x10220600 0 0x80>; 1286 interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH 0>; 1287 clock-div = <1>; 1288 clocks = <&imp_iic_wrap_s CLK_IMP_IIC_WRAP_S_I2C6>, 1289 <&infracfg_ao CLK_INFRA_AO_APDMA_B>; 1290 clock-names = "main", "dma"; 1291 #address-cells = <1>; 1292 #size-cells = <0>; 1293 status = "disabled"; 1294 }; 1295 1296 i2c7: i2c@11d02000 { 1297 compatible = "mediatek,mt8195-i2c", 1298 "mediatek,mt8192-i2c"; 1299 reg = <0 0x11d02000 0 0x1000>, 1300 <0 0x10220680 0 0x80>; 1301 interrupts = <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH 0>; 1302 clock-div = <1>; 1303 clocks = <&imp_iic_wrap_s CLK_IMP_IIC_WRAP_S_I2C7>, 1304 <&infracfg_ao CLK_INFRA_AO_APDMA_B>; 1305 clock-names = "main", "dma"; 1306 #address-cells = <1>; 1307 #size-cells = <0>; 1308 status = "disabled"; 1309 }; 1310 1311 imp_iic_wrap_s: clock-controller@11d03000 { 1312 compatible = "mediatek,mt8195-imp_iic_wrap_s"; 1313 reg = <0 0x11d03000 0 0x1000>; 1314 #clock-cells = <1>; 1315 }; 1316 1317 i2c0: i2c@11e00000 { 1318 compatible = "mediatek,mt8195-i2c", 1319 "mediatek,mt8192-i2c"; 1320 reg = <0 0x11e00000 0 0x1000>, 1321 <0 0x10220080 0 0x80>; 1322 interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH 0>; 1323 clock-div = <1>; 1324 clocks = <&imp_iic_wrap_w CLK_IMP_IIC_WRAP_W_I2C0>, 1325 <&infracfg_ao CLK_INFRA_AO_APDMA_B>; 1326 clock-names = "main", "dma"; 1327 #address-cells = <1>; 1328 #size-cells = <0>; 1329 status = "disabled"; 1330 }; 1331 1332 i2c1: i2c@11e01000 { 1333 compatible = "mediatek,mt8195-i2c", 1334 "mediatek,mt8192-i2c"; 1335 reg = <0 0x11e01000 0 0x1000>, 1336 <0 0x10220200 0 0x80>; 1337 interrupts = <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH 0>; 1338 clock-div = <1>; 1339 clocks = <&imp_iic_wrap_w CLK_IMP_IIC_WRAP_W_I2C1>, 1340 <&infracfg_ao CLK_INFRA_AO_APDMA_B>; 1341 clock-names = "main", "dma"; 1342 #address-cells = <1>; 1343 #size-cells = <0>; 1344 status = "disabled"; 1345 }; 1346 1347 i2c2: i2c@11e02000 { 1348 compatible = "mediatek,mt8195-i2c", 1349 "mediatek,mt8192-i2c"; 1350 reg = <0 0x11e02000 0 0x1000>, 1351 <0 0x10220380 0 0x80>; 1352 interrupts = <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH 0>; 1353 clock-div = <1>; 1354 clocks = <&imp_iic_wrap_w CLK_IMP_IIC_WRAP_W_I2C2>, 1355 <&infracfg_ao CLK_INFRA_AO_APDMA_B>; 1356 clock-names = "main", "dma"; 1357 #address-cells = <1>; 1358 #size-cells = <0>; 1359 status = "disabled"; 1360 }; 1361 1362 i2c3: i2c@11e03000 { 1363 compatible = "mediatek,mt8195-i2c", 1364 "mediatek,mt8192-i2c"; 1365 reg = <0 0x11e03000 0 0x1000>, 1366 <0 0x10220480 0 0x80>; 1367 interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH 0>; 1368 clock-div = <1>; 1369 clocks = <&imp_iic_wrap_w CLK_IMP_IIC_WRAP_W_I2C3>, 1370 <&infracfg_ao CLK_INFRA_AO_APDMA_B>; 1371 clock-names = "main", "dma"; 1372 #address-cells = <1>; 1373 #size-cells = <0>; 1374 status = "disabled"; 1375 }; 1376 1377 i2c4: i2c@11e04000 { 1378 compatible = "mediatek,mt8195-i2c", 1379 "mediatek,mt8192-i2c"; 1380 reg = <0 0x11e04000 0 0x1000>, 1381 <0 0x10220500 0 0x80>; 1382 interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH 0>; 1383 clock-div = <1>; 1384 clocks = <&imp_iic_wrap_w CLK_IMP_IIC_WRAP_W_I2C4>, 1385 <&infracfg_ao CLK_INFRA_AO_APDMA_B>; 1386 clock-names = "main", "dma"; 1387 #address-cells = <1>; 1388 #size-cells = <0>; 1389 status = "disabled"; 1390 }; 1391 1392 imp_iic_wrap_w: clock-controller@11e05000 { 1393 compatible = "mediatek,mt8195-imp_iic_wrap_w"; 1394 reg = <0 0x11e05000 0 0x1000>; 1395 #clock-cells = <1>; 1396 }; 1397 1398 u3phy1: t-phy@11e30000 { 1399 compatible = "mediatek,mt8195-tphy", "mediatek,generic-tphy-v3"; 1400 #address-cells = <1>; 1401 #size-cells = <1>; 1402 ranges = <0 0 0x11e30000 0xe00>; 1403 status = "disabled"; 1404 1405 u2port1: usb-phy@0 { 1406 reg = <0x0 0x700>; 1407 clocks = <&topckgen CLK_TOP_SSUSB_PHY_P1_REF>, 1408 <&clk26m>; 1409 clock-names = "ref", "da_ref"; 1410 #phy-cells = <1>; 1411 }; 1412 1413 u3port1: usb-phy@700 { 1414 reg = <0x700 0x700>; 1415 clocks = <&apmixedsys CLK_APMIXED_PLL_SSUSB26M>, 1416 <&topckgen CLK_TOP_SSUSB_PHY_P1_REF>; 1417 clock-names = "ref", "da_ref"; 1418 nvmem-cells = <&comb_intr_p1>, 1419 <&comb_rx_imp_p1>, 1420 <&comb_tx_imp_p1>; 1421 nvmem-cell-names = "intr", "rx_imp", "tx_imp"; 1422 #phy-cells = <1>; 1423 }; 1424 }; 1425 1426 u3phy0: t-phy@11e40000 { 1427 compatible = "mediatek,mt8195-tphy", "mediatek,generic-tphy-v3"; 1428 #address-cells = <1>; 1429 #size-cells = <1>; 1430 ranges = <0 0 0x11e40000 0xe00>; 1431 status = "disabled"; 1432 1433 u2port0: usb-phy@0 { 1434 reg = <0x0 0x700>; 1435 clocks = <&topckgen CLK_TOP_SSUSB_PHY_REF>, 1436 <&clk26m>; 1437 clock-names = "ref", "da_ref"; 1438 #phy-cells = <1>; 1439 }; 1440 1441 u3port0: usb-phy@700 { 1442 reg = <0x700 0x700>; 1443 clocks = <&apmixedsys CLK_APMIXED_PLL_SSUSB26M>, 1444 <&topckgen CLK_TOP_SSUSB_PHY_REF>; 1445 clock-names = "ref", "da_ref"; 1446 nvmem-cells = <&u3_intr_p0>, 1447 <&u3_rx_imp_p0>, 1448 <&u3_tx_imp_p0>; 1449 nvmem-cell-names = "intr", "rx_imp", "tx_imp"; 1450 #phy-cells = <1>; 1451 }; 1452 }; 1453 1454 ufsphy: ufs-phy@11fa0000 { 1455 compatible = "mediatek,mt8195-ufsphy", "mediatek,mt8183-ufsphy"; 1456 reg = <0 0x11fa0000 0 0xc000>; 1457 clocks = <&clk26m>, <&clk26m>; 1458 clock-names = "unipro", "mp"; 1459 #phy-cells = <0>; 1460 status = "disabled"; 1461 }; 1462 1463 mfgcfg: clock-controller@13fbf000 { 1464 compatible = "mediatek,mt8195-mfgcfg"; 1465 reg = <0 0x13fbf000 0 0x1000>; 1466 #clock-cells = <1>; 1467 }; 1468 1469 vppsys0: clock-controller@14000000 { 1470 compatible = "mediatek,mt8195-vppsys0"; 1471 reg = <0 0x14000000 0 0x1000>; 1472 #clock-cells = <1>; 1473 }; 1474 1475 smi_sub_common_vpp0_vpp1_2x1: smi@14010000 { 1476 compatible = "mediatek,mt8195-smi-sub-common"; 1477 reg = <0 0x14010000 0 0x1000>; 1478 clocks = <&vppsys0 CLK_VPP0_GALS_VPP1_WPE>, 1479 <&vppsys0 CLK_VPP0_GALS_VPP1_WPE>, 1480 <&vppsys0 CLK_VPP0_GALS_VPP1_WPE>; 1481 clock-names = "apb", "smi", "gals0"; 1482 mediatek,smi = <&smi_common_vpp>; 1483 power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS0>; 1484 }; 1485 1486 smi_sub_common_vdec_vpp0_2x1: smi@14011000 { 1487 compatible = "mediatek,mt8195-smi-sub-common"; 1488 reg = <0 0x14011000 0 0x1000>; 1489 clocks = <&vppsys0 CLK_VPP0_GALS_VDEC_VDEC_CORE1>, 1490 <&vppsys0 CLK_VPP0_GALS_VDEC_VDEC_CORE1>, 1491 <&vppsys0 CLK_VPP0_GALS_VDEC_VDEC_CORE1>; 1492 clock-names = "apb", "smi", "gals0"; 1493 mediatek,smi = <&smi_common_vpp>; 1494 power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS0>; 1495 }; 1496 1497 smi_common_vpp: smi@14012000 { 1498 compatible = "mediatek,mt8195-smi-common-vpp"; 1499 reg = <0 0x14012000 0 0x1000>; 1500 clocks = <&vppsys0 CLK_VPP0_SMI_COMMON_LARB4>, 1501 <&vppsys0 CLK_VPP0_SMI_COMMON_LARB4>, 1502 <&vppsys0 CLK_VPP0_SMI_RSI>, 1503 <&vppsys0 CLK_VPP0_SMI_RSI>; 1504 clock-names = "apb", "smi", "gals0", "gals1"; 1505 power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS0>; 1506 }; 1507 1508 larb4: larb@14013000 { 1509 compatible = "mediatek,mt8195-smi-larb"; 1510 reg = <0 0x14013000 0 0x1000>; 1511 mediatek,larb-id = <4>; 1512 mediatek,smi = <&smi_sub_common_vpp0_vpp1_2x1>; 1513 clocks = <&vppsys0 CLK_VPP0_GALS_VPP1_WPE>, 1514 <&vppsys0 CLK_VPP0_SMI_COMMON_LARB4>; 1515 clock-names = "apb", "smi"; 1516 power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS0>; 1517 }; 1518 1519 iommu_vpp: iommu@14018000 { 1520 compatible = "mediatek,mt8195-iommu-vpp"; 1521 reg = <0 0x14018000 0 0x1000>; 1522 mediatek,larbs = <&larb1 &larb3 &larb4 &larb6 &larb8 1523 &larb12 &larb14 &larb16 &larb18 1524 &larb20 &larb22 &larb23 &larb26 1525 &larb27>; 1526 interrupts = <GIC_SPI 594 IRQ_TYPE_LEVEL_HIGH 0>; 1527 clocks = <&vppsys0 CLK_VPP0_SMI_IOMMU>; 1528 clock-names = "bclk"; 1529 #iommu-cells = <1>; 1530 power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS0>; 1531 }; 1532 1533 wpesys: clock-controller@14e00000 { 1534 compatible = "mediatek,mt8195-wpesys"; 1535 reg = <0 0x14e00000 0 0x1000>; 1536 #clock-cells = <1>; 1537 }; 1538 1539 wpesys_vpp0: clock-controller@14e02000 { 1540 compatible = "mediatek,mt8195-wpesys_vpp0"; 1541 reg = <0 0x14e02000 0 0x1000>; 1542 #clock-cells = <1>; 1543 }; 1544 1545 wpesys_vpp1: clock-controller@14e03000 { 1546 compatible = "mediatek,mt8195-wpesys_vpp1"; 1547 reg = <0 0x14e03000 0 0x1000>; 1548 #clock-cells = <1>; 1549 }; 1550 1551 larb7: larb@14e04000 { 1552 compatible = "mediatek,mt8195-smi-larb"; 1553 reg = <0 0x14e04000 0 0x1000>; 1554 mediatek,larb-id = <7>; 1555 mediatek,smi = <&smi_common_vdo>; 1556 clocks = <&wpesys CLK_WPE_SMI_LARB7>, 1557 <&wpesys CLK_WPE_SMI_LARB7>; 1558 clock-names = "apb", "smi"; 1559 power-domains = <&spm MT8195_POWER_DOMAIN_WPESYS>; 1560 }; 1561 1562 larb8: larb@14e05000 { 1563 compatible = "mediatek,mt8195-smi-larb"; 1564 reg = <0 0x14e05000 0 0x1000>; 1565 mediatek,larb-id = <8>; 1566 mediatek,smi = <&smi_common_vpp>; 1567 clocks = <&wpesys CLK_WPE_SMI_LARB8>, 1568 <&wpesys CLK_WPE_SMI_LARB8>, 1569 <&vppsys0 CLK_VPP0_GALS_VPP1_WPE>; 1570 clock-names = "apb", "smi", "gals"; 1571 power-domains = <&spm MT8195_POWER_DOMAIN_WPESYS>; 1572 }; 1573 1574 vppsys1: clock-controller@14f00000 { 1575 compatible = "mediatek,mt8195-vppsys1"; 1576 reg = <0 0x14f00000 0 0x1000>; 1577 #clock-cells = <1>; 1578 }; 1579 1580 larb5: larb@14f02000 { 1581 compatible = "mediatek,mt8195-smi-larb"; 1582 reg = <0 0x14f02000 0 0x1000>; 1583 mediatek,larb-id = <5>; 1584 mediatek,smi = <&smi_common_vdo>; 1585 clocks = <&vppsys1 CLK_VPP1_VPPSYS1_LARB>, 1586 <&vppsys1 CLK_VPP1_VPPSYS1_GALS>, 1587 <&vppsys0 CLK_VPP0_GALS_VPP1_LARB5>; 1588 clock-names = "apb", "smi", "gals"; 1589 power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS1>; 1590 }; 1591 1592 larb6: larb@14f03000 { 1593 compatible = "mediatek,mt8195-smi-larb"; 1594 reg = <0 0x14f03000 0 0x1000>; 1595 mediatek,larb-id = <6>; 1596 mediatek,smi = <&smi_sub_common_vpp0_vpp1_2x1>; 1597 clocks = <&vppsys1 CLK_VPP1_VPPSYS1_LARB>, 1598 <&vppsys1 CLK_VPP1_VPPSYS1_GALS>, 1599 <&vppsys0 CLK_VPP0_GALS_VPP1_LARB6>; 1600 clock-names = "apb", "smi", "gals"; 1601 power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS1>; 1602 }; 1603 1604 imgsys: clock-controller@15000000 { 1605 compatible = "mediatek,mt8195-imgsys"; 1606 reg = <0 0x15000000 0 0x1000>; 1607 #clock-cells = <1>; 1608 }; 1609 1610 larb9: larb@15001000 { 1611 compatible = "mediatek,mt8195-smi-larb"; 1612 reg = <0 0x15001000 0 0x1000>; 1613 mediatek,larb-id = <9>; 1614 mediatek,smi = <&smi_sub_common_img1_3x1>; 1615 clocks = <&imgsys CLK_IMG_LARB9>, 1616 <&imgsys CLK_IMG_LARB9>, 1617 <&imgsys CLK_IMG_GALS>; 1618 clock-names = "apb", "smi", "gals"; 1619 power-domains = <&spm MT8195_POWER_DOMAIN_IMG>; 1620 }; 1621 1622 smi_sub_common_img0_3x1: smi@15002000 { 1623 compatible = "mediatek,mt8195-smi-sub-common"; 1624 reg = <0 0x15002000 0 0x1000>; 1625 clocks = <&imgsys CLK_IMG_IPE>, 1626 <&imgsys CLK_IMG_IPE>, 1627 <&vppsys0 CLK_VPP0_GALS_IMGSYS_CAMSYS>; 1628 clock-names = "apb", "smi", "gals0"; 1629 mediatek,smi = <&smi_common_vpp>; 1630 power-domains = <&spm MT8195_POWER_DOMAIN_IMG>; 1631 }; 1632 1633 smi_sub_common_img1_3x1: smi@15003000 { 1634 compatible = "mediatek,mt8195-smi-sub-common"; 1635 reg = <0 0x15003000 0 0x1000>; 1636 clocks = <&imgsys CLK_IMG_LARB9>, 1637 <&imgsys CLK_IMG_LARB9>, 1638 <&imgsys CLK_IMG_GALS>; 1639 clock-names = "apb", "smi", "gals0"; 1640 mediatek,smi = <&smi_common_vdo>; 1641 power-domains = <&spm MT8195_POWER_DOMAIN_IMG>; 1642 }; 1643 1644 imgsys1_dip_top: clock-controller@15110000 { 1645 compatible = "mediatek,mt8195-imgsys1_dip_top"; 1646 reg = <0 0x15110000 0 0x1000>; 1647 #clock-cells = <1>; 1648 }; 1649 1650 larb10: larb@15120000 { 1651 compatible = "mediatek,mt8195-smi-larb"; 1652 reg = <0 0x15120000 0 0x1000>; 1653 mediatek,larb-id = <10>; 1654 mediatek,smi = <&smi_sub_common_img1_3x1>; 1655 clocks = <&imgsys CLK_IMG_DIP0>, 1656 <&imgsys1_dip_top CLK_IMG1_DIP_TOP_LARB10>; 1657 clock-names = "apb", "smi"; 1658 power-domains = <&spm MT8195_POWER_DOMAIN_DIP>; 1659 }; 1660 1661 imgsys1_dip_nr: clock-controller@15130000 { 1662 compatible = "mediatek,mt8195-imgsys1_dip_nr"; 1663 reg = <0 0x15130000 0 0x1000>; 1664 #clock-cells = <1>; 1665 }; 1666 1667 imgsys1_wpe: clock-controller@15220000 { 1668 compatible = "mediatek,mt8195-imgsys1_wpe"; 1669 reg = <0 0x15220000 0 0x1000>; 1670 #clock-cells = <1>; 1671 }; 1672 1673 larb11: larb@15230000 { 1674 compatible = "mediatek,mt8195-smi-larb"; 1675 reg = <0 0x15230000 0 0x1000>; 1676 mediatek,larb-id = <11>; 1677 mediatek,smi = <&smi_sub_common_img1_3x1>; 1678 clocks = <&imgsys CLK_IMG_WPE0>, 1679 <&imgsys1_wpe CLK_IMG1_WPE_LARB11>; 1680 clock-names = "apb", "smi"; 1681 power-domains = <&spm MT8195_POWER_DOMAIN_DIP>; 1682 }; 1683 1684 ipesys: clock-controller@15330000 { 1685 compatible = "mediatek,mt8195-ipesys"; 1686 reg = <0 0x15330000 0 0x1000>; 1687 #clock-cells = <1>; 1688 }; 1689 1690 larb12: larb@15340000 { 1691 compatible = "mediatek,mt8195-smi-larb"; 1692 reg = <0 0x15340000 0 0x1000>; 1693 mediatek,larb-id = <12>; 1694 mediatek,smi = <&smi_sub_common_img0_3x1>; 1695 clocks = <&ipesys CLK_IPE_SMI_LARB12>, 1696 <&ipesys CLK_IPE_SMI_LARB12>; 1697 clock-names = "apb", "smi"; 1698 power-domains = <&spm MT8195_POWER_DOMAIN_IPE>; 1699 }; 1700 1701 camsys: clock-controller@16000000 { 1702 compatible = "mediatek,mt8195-camsys"; 1703 reg = <0 0x16000000 0 0x1000>; 1704 #clock-cells = <1>; 1705 }; 1706 1707 larb13: larb@16001000 { 1708 compatible = "mediatek,mt8195-smi-larb"; 1709 reg = <0 0x16001000 0 0x1000>; 1710 mediatek,larb-id = <13>; 1711 mediatek,smi = <&smi_sub_common_cam_4x1>; 1712 clocks = <&camsys CLK_CAM_LARB13>, 1713 <&camsys CLK_CAM_LARB13>, 1714 <&camsys CLK_CAM_CAM2MM0_GALS>; 1715 clock-names = "apb", "smi", "gals"; 1716 power-domains = <&spm MT8195_POWER_DOMAIN_CAM>; 1717 }; 1718 1719 larb14: larb@16002000 { 1720 compatible = "mediatek,mt8195-smi-larb"; 1721 reg = <0 0x16002000 0 0x1000>; 1722 mediatek,larb-id = <14>; 1723 mediatek,smi = <&smi_sub_common_cam_7x1>; 1724 clocks = <&camsys CLK_CAM_LARB14>, 1725 <&camsys CLK_CAM_LARB14>; 1726 clock-names = "apb", "smi"; 1727 power-domains = <&spm MT8195_POWER_DOMAIN_CAM>; 1728 }; 1729 1730 smi_sub_common_cam_4x1: smi@16004000 { 1731 compatible = "mediatek,mt8195-smi-sub-common"; 1732 reg = <0 0x16004000 0 0x1000>; 1733 clocks = <&camsys CLK_CAM_LARB13>, 1734 <&camsys CLK_CAM_LARB13>, 1735 <&camsys CLK_CAM_CAM2MM0_GALS>; 1736 clock-names = "apb", "smi", "gals0"; 1737 mediatek,smi = <&smi_common_vdo>; 1738 power-domains = <&spm MT8195_POWER_DOMAIN_CAM>; 1739 }; 1740 1741 smi_sub_common_cam_7x1: smi@16005000 { 1742 compatible = "mediatek,mt8195-smi-sub-common"; 1743 reg = <0 0x16005000 0 0x1000>; 1744 clocks = <&camsys CLK_CAM_LARB14>, 1745 <&camsys CLK_CAM_CAM2MM1_GALS>, 1746 <&vppsys0 CLK_VPP0_GALS_IMGSYS_CAMSYS>; 1747 clock-names = "apb", "smi", "gals0"; 1748 mediatek,smi = <&smi_common_vpp>; 1749 power-domains = <&spm MT8195_POWER_DOMAIN_CAM>; 1750 }; 1751 1752 larb16: larb@16012000 { 1753 compatible = "mediatek,mt8195-smi-larb"; 1754 reg = <0 0x16012000 0 0x1000>; 1755 mediatek,larb-id = <16>; 1756 mediatek,smi = <&smi_sub_common_cam_7x1>; 1757 clocks = <&camsys_rawa CLK_CAM_RAWA_LARBX>, 1758 <&camsys_rawa CLK_CAM_RAWA_LARBX>; 1759 clock-names = "apb", "smi"; 1760 power-domains = <&spm MT8195_POWER_DOMAIN_CAM_RAWA>; 1761 }; 1762 1763 larb17: larb@16013000 { 1764 compatible = "mediatek,mt8195-smi-larb"; 1765 reg = <0 0x16013000 0 0x1000>; 1766 mediatek,larb-id = <17>; 1767 mediatek,smi = <&smi_sub_common_cam_4x1>; 1768 clocks = <&camsys_yuva CLK_CAM_YUVA_LARBX>, 1769 <&camsys_yuva CLK_CAM_YUVA_LARBX>; 1770 clock-names = "apb", "smi"; 1771 power-domains = <&spm MT8195_POWER_DOMAIN_CAM_RAWA>; 1772 }; 1773 1774 larb27: larb@16014000 { 1775 compatible = "mediatek,mt8195-smi-larb"; 1776 reg = <0 0x16014000 0 0x1000>; 1777 mediatek,larb-id = <27>; 1778 mediatek,smi = <&smi_sub_common_cam_7x1>; 1779 clocks = <&camsys_rawb CLK_CAM_RAWB_LARBX>, 1780 <&camsys_rawb CLK_CAM_RAWB_LARBX>; 1781 clock-names = "apb", "smi"; 1782 power-domains = <&spm MT8195_POWER_DOMAIN_CAM_RAWB>; 1783 }; 1784 1785 larb28: larb@16015000 { 1786 compatible = "mediatek,mt8195-smi-larb"; 1787 reg = <0 0x16015000 0 0x1000>; 1788 mediatek,larb-id = <28>; 1789 mediatek,smi = <&smi_sub_common_cam_4x1>; 1790 clocks = <&camsys_yuvb CLK_CAM_YUVB_LARBX>, 1791 <&camsys_yuvb CLK_CAM_YUVB_LARBX>; 1792 clock-names = "apb", "smi"; 1793 power-domains = <&spm MT8195_POWER_DOMAIN_CAM_RAWB>; 1794 }; 1795 1796 camsys_rawa: clock-controller@1604f000 { 1797 compatible = "mediatek,mt8195-camsys_rawa"; 1798 reg = <0 0x1604f000 0 0x1000>; 1799 #clock-cells = <1>; 1800 }; 1801 1802 camsys_yuva: clock-controller@1606f000 { 1803 compatible = "mediatek,mt8195-camsys_yuva"; 1804 reg = <0 0x1606f000 0 0x1000>; 1805 #clock-cells = <1>; 1806 }; 1807 1808 camsys_rawb: clock-controller@1608f000 { 1809 compatible = "mediatek,mt8195-camsys_rawb"; 1810 reg = <0 0x1608f000 0 0x1000>; 1811 #clock-cells = <1>; 1812 }; 1813 1814 camsys_yuvb: clock-controller@160af000 { 1815 compatible = "mediatek,mt8195-camsys_yuvb"; 1816 reg = <0 0x160af000 0 0x1000>; 1817 #clock-cells = <1>; 1818 }; 1819 1820 camsys_mraw: clock-controller@16140000 { 1821 compatible = "mediatek,mt8195-camsys_mraw"; 1822 reg = <0 0x16140000 0 0x1000>; 1823 #clock-cells = <1>; 1824 }; 1825 1826 larb25: larb@16141000 { 1827 compatible = "mediatek,mt8195-smi-larb"; 1828 reg = <0 0x16141000 0 0x1000>; 1829 mediatek,larb-id = <25>; 1830 mediatek,smi = <&smi_sub_common_cam_4x1>; 1831 clocks = <&camsys CLK_CAM_LARB13>, 1832 <&camsys_mraw CLK_CAM_MRAW_LARBX>, 1833 <&camsys CLK_CAM_CAM2MM0_GALS>; 1834 clock-names = "apb", "smi", "gals"; 1835 power-domains = <&spm MT8195_POWER_DOMAIN_CAM_MRAW>; 1836 }; 1837 1838 larb26: larb@16142000 { 1839 compatible = "mediatek,mt8195-smi-larb"; 1840 reg = <0 0x16142000 0 0x1000>; 1841 mediatek,larb-id = <26>; 1842 mediatek,smi = <&smi_sub_common_cam_7x1>; 1843 clocks = <&camsys_mraw CLK_CAM_MRAW_LARBX>, 1844 <&camsys_mraw CLK_CAM_MRAW_LARBX>; 1845 clock-names = "apb", "smi"; 1846 power-domains = <&spm MT8195_POWER_DOMAIN_CAM_MRAW>; 1847 1848 }; 1849 1850 ccusys: clock-controller@17200000 { 1851 compatible = "mediatek,mt8195-ccusys"; 1852 reg = <0 0x17200000 0 0x1000>; 1853 #clock-cells = <1>; 1854 }; 1855 1856 larb18: larb@17201000 { 1857 compatible = "mediatek,mt8195-smi-larb"; 1858 reg = <0 0x17201000 0 0x1000>; 1859 mediatek,larb-id = <18>; 1860 mediatek,smi = <&smi_sub_common_cam_7x1>; 1861 clocks = <&ccusys CLK_CCU_LARB18>, 1862 <&ccusys CLK_CCU_LARB18>; 1863 clock-names = "apb", "smi"; 1864 power-domains = <&spm MT8195_POWER_DOMAIN_CAM>; 1865 }; 1866 1867 larb24: larb@1800d000 { 1868 compatible = "mediatek,mt8195-smi-larb"; 1869 reg = <0 0x1800d000 0 0x1000>; 1870 mediatek,larb-id = <24>; 1871 mediatek,smi = <&smi_common_vdo>; 1872 clocks = <&vdecsys_soc CLK_VDEC_SOC_LARB1>, 1873 <&vdecsys_soc CLK_VDEC_SOC_LARB1>; 1874 clock-names = "apb", "smi"; 1875 power-domains = <&spm MT8195_POWER_DOMAIN_VDEC0>; 1876 }; 1877 1878 larb23: larb@1800e000 { 1879 compatible = "mediatek,mt8195-smi-larb"; 1880 reg = <0 0x1800e000 0 0x1000>; 1881 mediatek,larb-id = <23>; 1882 mediatek,smi = <&smi_sub_common_vdec_vpp0_2x1>; 1883 clocks = <&vppsys0 CLK_VPP0_GALS_VDEC_VDEC_CORE1>, 1884 <&vdecsys_soc CLK_VDEC_SOC_LARB1>; 1885 clock-names = "apb", "smi"; 1886 power-domains = <&spm MT8195_POWER_DOMAIN_VDEC0>; 1887 }; 1888 1889 vdecsys_soc: clock-controller@1800f000 { 1890 compatible = "mediatek,mt8195-vdecsys_soc"; 1891 reg = <0 0x1800f000 0 0x1000>; 1892 #clock-cells = <1>; 1893 }; 1894 1895 larb21: larb@1802e000 { 1896 compatible = "mediatek,mt8195-smi-larb"; 1897 reg = <0 0x1802e000 0 0x1000>; 1898 mediatek,larb-id = <21>; 1899 mediatek,smi = <&smi_common_vdo>; 1900 clocks = <&vdecsys CLK_VDEC_LARB1>, 1901 <&vdecsys CLK_VDEC_LARB1>; 1902 clock-names = "apb", "smi"; 1903 power-domains = <&spm MT8195_POWER_DOMAIN_VDEC1>; 1904 }; 1905 1906 vdecsys: clock-controller@1802f000 { 1907 compatible = "mediatek,mt8195-vdecsys"; 1908 reg = <0 0x1802f000 0 0x1000>; 1909 #clock-cells = <1>; 1910 }; 1911 1912 larb22: larb@1803e000 { 1913 compatible = "mediatek,mt8195-smi-larb"; 1914 reg = <0 0x1803e000 0 0x1000>; 1915 mediatek,larb-id = <22>; 1916 mediatek,smi = <&smi_sub_common_vdec_vpp0_2x1>; 1917 clocks = <&vppsys0 CLK_VPP0_GALS_VDEC_VDEC_CORE1>, 1918 <&vdecsys_core1 CLK_VDEC_CORE1_LARB1>; 1919 clock-names = "apb", "smi"; 1920 power-domains = <&spm MT8195_POWER_DOMAIN_VDEC2>; 1921 }; 1922 1923 vdecsys_core1: clock-controller@1803f000 { 1924 compatible = "mediatek,mt8195-vdecsys_core1"; 1925 reg = <0 0x1803f000 0 0x1000>; 1926 #clock-cells = <1>; 1927 }; 1928 1929 apusys_pll: clock-controller@190f3000 { 1930 compatible = "mediatek,mt8195-apusys_pll"; 1931 reg = <0 0x190f3000 0 0x1000>; 1932 #clock-cells = <1>; 1933 }; 1934 1935 vencsys: clock-controller@1a000000 { 1936 compatible = "mediatek,mt8195-vencsys"; 1937 reg = <0 0x1a000000 0 0x1000>; 1938 #clock-cells = <1>; 1939 }; 1940 1941 larb19: larb@1a010000 { 1942 compatible = "mediatek,mt8195-smi-larb"; 1943 reg = <0 0x1a010000 0 0x1000>; 1944 mediatek,larb-id = <19>; 1945 mediatek,smi = <&smi_common_vdo>; 1946 clocks = <&vencsys CLK_VENC_VENC>, 1947 <&vencsys CLK_VENC_GALS>; 1948 clock-names = "apb", "smi"; 1949 power-domains = <&spm MT8195_POWER_DOMAIN_VENC>; 1950 }; 1951 1952 vencsys_core1: clock-controller@1b000000 { 1953 compatible = "mediatek,mt8195-vencsys_core1"; 1954 reg = <0 0x1b000000 0 0x1000>; 1955 #clock-cells = <1>; 1956 }; 1957 1958 vdosys0: syscon@1c01a000 { 1959 compatible = "mediatek,mt8195-mmsys", "syscon"; 1960 reg = <0 0x1c01a000 0 0x1000>; 1961 mboxes = <&gce0 0 CMDQ_THR_PRIO_4>; 1962 #clock-cells = <1>; 1963 }; 1964 1965 larb20: larb@1b010000 { 1966 compatible = "mediatek,mt8195-smi-larb"; 1967 reg = <0 0x1b010000 0 0x1000>; 1968 mediatek,larb-id = <20>; 1969 mediatek,smi = <&smi_common_vpp>; 1970 clocks = <&vencsys_core1 CLK_VENC_CORE1_LARB>, 1971 <&vencsys_core1 CLK_VENC_CORE1_GALS>, 1972 <&vppsys0 CLK_VPP0_GALS_VDO0_VDO1_VENCSYS_CORE1>; 1973 clock-names = "apb", "smi", "gals"; 1974 power-domains = <&spm MT8195_POWER_DOMAIN_VENC_CORE1>; 1975 }; 1976 1977 ovl0: ovl@1c000000 { 1978 compatible = "mediatek,mt8195-disp-ovl", "mediatek,mt8183-disp-ovl"; 1979 reg = <0 0x1c000000 0 0x1000>; 1980 interrupts = <GIC_SPI 636 IRQ_TYPE_LEVEL_HIGH 0>; 1981 power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>; 1982 clocks = <&vdosys0 CLK_VDO0_DISP_OVL0>; 1983 iommus = <&iommu_vdo M4U_PORT_L0_DISP_OVL0_RDMA0>; 1984 mediatek,gce-client-reg = <&gce0 SUBSYS_1c00XXXX 0x0000 0x1000>; 1985 }; 1986 1987 rdma0: rdma@1c002000 { 1988 compatible = "mediatek,mt8195-disp-rdma"; 1989 reg = <0 0x1c002000 0 0x1000>; 1990 interrupts = <GIC_SPI 638 IRQ_TYPE_LEVEL_HIGH 0>; 1991 power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>; 1992 clocks = <&vdosys0 CLK_VDO0_DISP_RDMA0>; 1993 iommus = <&iommu_vdo M4U_PORT_L0_DISP_RDMA0>; 1994 mediatek,gce-client-reg = <&gce0 SUBSYS_1c00XXXX 0x2000 0x1000>; 1995 }; 1996 1997 color0: color@1c003000 { 1998 compatible = "mediatek,mt8195-disp-color", "mediatek,mt8173-disp-color"; 1999 reg = <0 0x1c003000 0 0x1000>; 2000 interrupts = <GIC_SPI 639 IRQ_TYPE_LEVEL_HIGH 0>; 2001 power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>; 2002 clocks = <&vdosys0 CLK_VDO0_DISP_COLOR0>; 2003 mediatek,gce-client-reg = <&gce0 SUBSYS_1c00XXXX 0x3000 0x1000>; 2004 }; 2005 2006 ccorr0: ccorr@1c004000 { 2007 compatible = "mediatek,mt8195-disp-ccorr", "mediatek,mt8192-disp-ccorr"; 2008 reg = <0 0x1c004000 0 0x1000>; 2009 interrupts = <GIC_SPI 640 IRQ_TYPE_LEVEL_HIGH 0>; 2010 power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>; 2011 clocks = <&vdosys0 CLK_VDO0_DISP_CCORR0>; 2012 mediatek,gce-client-reg = <&gce0 SUBSYS_1c00XXXX 0x4000 0x1000>; 2013 }; 2014 2015 aal0: aal@1c005000 { 2016 compatible = "mediatek,mt8195-disp-aal", "mediatek,mt8183-disp-aal"; 2017 reg = <0 0x1c005000 0 0x1000>; 2018 interrupts = <GIC_SPI 641 IRQ_TYPE_LEVEL_HIGH 0>; 2019 power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>; 2020 clocks = <&vdosys0 CLK_VDO0_DISP_AAL0>; 2021 mediatek,gce-client-reg = <&gce0 SUBSYS_1c00XXXX 0x5000 0x1000>; 2022 }; 2023 2024 gamma0: gamma@1c006000 { 2025 compatible = "mediatek,mt8195-disp-gamma", "mediatek,mt8183-disp-gamma"; 2026 reg = <0 0x1c006000 0 0x1000>; 2027 interrupts = <GIC_SPI 642 IRQ_TYPE_LEVEL_HIGH 0>; 2028 power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>; 2029 clocks = <&vdosys0 CLK_VDO0_DISP_GAMMA0>; 2030 mediatek,gce-client-reg = <&gce0 SUBSYS_1c00XXXX 0x6000 0x1000>; 2031 }; 2032 2033 dither0: dither@1c007000 { 2034 compatible = "mediatek,mt8195-disp-dither", "mediatek,mt8183-disp-dither"; 2035 reg = <0 0x1c007000 0 0x1000>; 2036 interrupts = <GIC_SPI 643 IRQ_TYPE_LEVEL_HIGH 0>; 2037 power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>; 2038 clocks = <&vdosys0 CLK_VDO0_DISP_DITHER0>; 2039 mediatek,gce-client-reg = <&gce0 SUBSYS_1c00XXXX 0x7000 0x1000>; 2040 }; 2041 2042 dsc0: dsc@1c009000 { 2043 compatible = "mediatek,mt8195-disp-dsc"; 2044 reg = <0 0x1c009000 0 0x1000>; 2045 interrupts = <GIC_SPI 645 IRQ_TYPE_LEVEL_HIGH 0>; 2046 power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>; 2047 clocks = <&vdosys0 CLK_VDO0_DSC_WRAP0>; 2048 mediatek,gce-client-reg = <&gce0 SUBSYS_1c00XXXX 0x9000 0x1000>; 2049 }; 2050 2051 merge0: merge@1c014000 { 2052 compatible = "mediatek,mt8195-disp-merge"; 2053 reg = <0 0x1c014000 0 0x1000>; 2054 interrupts = <GIC_SPI 656 IRQ_TYPE_LEVEL_HIGH 0>; 2055 power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>; 2056 clocks = <&vdosys0 CLK_VDO0_VPP_MERGE0>; 2057 mediatek,gce-client-reg = <&gce0 SUBSYS_1c01XXXX 0x4000 0x1000>; 2058 }; 2059 2060 mutex: mutex@1c016000 { 2061 compatible = "mediatek,mt8195-disp-mutex"; 2062 reg = <0 0x1c016000 0 0x1000>; 2063 interrupts = <GIC_SPI 658 IRQ_TYPE_LEVEL_HIGH 0>; 2064 power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>; 2065 clocks = <&vdosys0 CLK_VDO0_DISP_MUTEX0>; 2066 mediatek,gce-events = <CMDQ_EVENT_VDO0_DISP_STREAM_DONE_0>; 2067 }; 2068 2069 larb0: larb@1c018000 { 2070 compatible = "mediatek,mt8195-smi-larb"; 2071 reg = <0 0x1c018000 0 0x1000>; 2072 mediatek,larb-id = <0>; 2073 mediatek,smi = <&smi_common_vdo>; 2074 clocks = <&vdosys0 CLK_VDO0_SMI_LARB>, 2075 <&vdosys0 CLK_VDO0_SMI_LARB>, 2076 <&vppsys0 CLK_VPP0_GALS_VDO0_LARB0>; 2077 clock-names = "apb", "smi", "gals"; 2078 power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>; 2079 }; 2080 2081 larb1: larb@1c019000 { 2082 compatible = "mediatek,mt8195-smi-larb"; 2083 reg = <0 0x1c019000 0 0x1000>; 2084 mediatek,larb-id = <1>; 2085 mediatek,smi = <&smi_common_vpp>; 2086 clocks = <&vdosys0 CLK_VDO0_SMI_LARB>, 2087 <&vppsys0 CLK_VPP0_GALS_VDO0_VDO1_VENCSYS_CORE1>, 2088 <&vppsys0 CLK_VPP0_GALS_VDO0_LARB1>; 2089 clock-names = "apb", "smi", "gals"; 2090 power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>; 2091 }; 2092 2093 vdosys1: syscon@1c100000 { 2094 compatible = "mediatek,mt8195-mmsys", "syscon"; 2095 reg = <0 0x1c100000 0 0x1000>; 2096 #clock-cells = <1>; 2097 }; 2098 2099 smi_common_vdo: smi@1c01b000 { 2100 compatible = "mediatek,mt8195-smi-common-vdo"; 2101 reg = <0 0x1c01b000 0 0x1000>; 2102 clocks = <&vdosys0 CLK_VDO0_SMI_COMMON>, 2103 <&vdosys0 CLK_VDO0_SMI_EMI>, 2104 <&vdosys0 CLK_VDO0_SMI_RSI>, 2105 <&vdosys0 CLK_VDO0_SMI_GALS>; 2106 clock-names = "apb", "smi", "gals0", "gals1"; 2107 power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>; 2108 2109 }; 2110 2111 iommu_vdo: iommu@1c01f000 { 2112 compatible = "mediatek,mt8195-iommu-vdo"; 2113 reg = <0 0x1c01f000 0 0x1000>; 2114 mediatek,larbs = <&larb0 &larb2 &larb5 &larb7 &larb9 2115 &larb10 &larb11 &larb13 &larb17 2116 &larb19 &larb21 &larb24 &larb25 2117 &larb28>; 2118 interrupts = <GIC_SPI 669 IRQ_TYPE_LEVEL_HIGH 0>; 2119 #iommu-cells = <1>; 2120 clocks = <&vdosys0 CLK_VDO0_SMI_IOMMU>; 2121 clock-names = "bclk"; 2122 power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>; 2123 }; 2124 2125 larb2: larb@1c102000 { 2126 compatible = "mediatek,mt8195-smi-larb"; 2127 reg = <0 0x1c102000 0 0x1000>; 2128 mediatek,larb-id = <2>; 2129 mediatek,smi = <&smi_common_vdo>; 2130 clocks = <&vdosys1 CLK_VDO1_SMI_LARB2>, 2131 <&vdosys1 CLK_VDO1_SMI_LARB2>, 2132 <&vdosys1 CLK_VDO1_GALS>; 2133 clock-names = "apb", "smi", "gals"; 2134 power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS1>; 2135 }; 2136 2137 larb3: larb@1c103000 { 2138 compatible = "mediatek,mt8195-smi-larb"; 2139 reg = <0 0x1c103000 0 0x1000>; 2140 mediatek,larb-id = <3>; 2141 mediatek,smi = <&smi_common_vpp>; 2142 clocks = <&vdosys1 CLK_VDO1_SMI_LARB3>, 2143 <&vdosys1 CLK_VDO1_GALS>, 2144 <&vppsys0 CLK_VPP0_GALS_VDO0_VDO1_VENCSYS_CORE1>; 2145 clock-names = "apb", "smi", "gals"; 2146 power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS1>; 2147 }; 2148 }; 2149}; 2150