xref: /linux/arch/arm/mm/proc-fa526.S (revision 3932b9ca55b0be314a36d3e84faff3e823c081f5) 
1/*
2 *  linux/arch/arm/mm/proc-fa526.S: MMU functions for FA526
3 *
4 *  Written by : Luke Lee
5 *  Copyright (C) 2005 Faraday Corp.
6 *  Copyright (C) 2008-2009 Paulius Zaleckas <paulius.zaleckas@teltonika.lt>
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 *
13 *
14 * These are the low level assembler for performing cache and TLB
15 * functions on the fa526.
16 */
17#include <linux/linkage.h>
18#include <linux/init.h>
19#include <asm/assembler.h>
20#include <asm/hwcap.h>
21#include <asm/pgtable-hwdef.h>
22#include <asm/pgtable.h>
23#include <asm/page.h>
24#include <asm/ptrace.h>
25
26#include "proc-macros.S"
27
28#define CACHE_DLINESIZE	16
29
30	.text
31/*
32 * cpu_fa526_proc_init()
33 */
34ENTRY(cpu_fa526_proc_init)
35	ret	lr
36
37/*
38 * cpu_fa526_proc_fin()
39 */
40ENTRY(cpu_fa526_proc_fin)
41	mrc	p15, 0, r0, c1, c0, 0		@ ctrl register
42	bic	r0, r0, #0x1000			@ ...i............
43	bic	r0, r0, #0x000e			@ ............wca.
44	mcr	p15, 0, r0, c1, c0, 0		@ disable caches
45	nop
46	nop
47	ret	lr
48
49/*
50 * cpu_fa526_reset(loc)
51 *
52 * Perform a soft reset of the system.  Put the CPU into the
53 * same state as it would be if it had been reset, and branch
54 * to what would be the reset vector.
55 *
56 * loc: location to jump to for soft reset
57 */
58	.align	4
59	.pushsection	.idmap.text, "ax"
60ENTRY(cpu_fa526_reset)
61/* TODO: Use CP8 if possible... */
62	mov	ip, #0
63	mcr	p15, 0, ip, c7, c7, 0		@ invalidate I,D caches
64	mcr	p15, 0, ip, c7, c10, 4		@ drain WB
65#ifdef CONFIG_MMU
66	mcr	p15, 0, ip, c8, c7, 0		@ invalidate I & D TLBs
67#endif
68	mrc	p15, 0, ip, c1, c0, 0		@ ctrl register
69	bic	ip, ip, #0x000f			@ ............wcam
70	bic	ip, ip, #0x1100			@ ...i...s........
71	bic	ip, ip, #0x0800			@ BTB off
72	mcr	p15, 0, ip, c1, c0, 0		@ ctrl register
73	nop
74	nop
75	ret	r0
76ENDPROC(cpu_fa526_reset)
77	.popsection
78
79/*
80 * cpu_fa526_do_idle()
81 */
82	.align	4
83ENTRY(cpu_fa526_do_idle)
84	ret	lr
85
86
87ENTRY(cpu_fa526_dcache_clean_area)
881:	mcr	p15, 0, r0, c7, c10, 1		@ clean D entry
89	add	r0, r0, #CACHE_DLINESIZE
90	subs	r1, r1, #CACHE_DLINESIZE
91	bhi	1b
92	mcr	p15, 0, r0, c7, c10, 4		@ drain WB
93	ret	lr
94
95/* =============================== PageTable ============================== */
96
97/*
98 * cpu_fa526_switch_mm(pgd)
99 *
100 * Set the translation base pointer to be as described by pgd.
101 *
102 * pgd: new page tables
103 */
104	.align	4
105ENTRY(cpu_fa526_switch_mm)
106#ifdef CONFIG_MMU
107	mov	ip, #0
108#ifdef CONFIG_CPU_DCACHE_WRITETHROUGH
109	mcr	p15, 0, ip, c7, c6, 0		@ invalidate D cache
110#else
111	mcr	p15, 0, ip, c7, c14, 0		@ clean and invalidate whole D cache
112#endif
113	mcr	p15, 0, ip, c7, c5, 0		@ invalidate I cache
114	mcr	p15, 0, ip, c7, c5, 6		@ invalidate BTB since mm changed
115	mcr	p15, 0, ip, c7, c10, 4		@ data write barrier
116	mcr	p15, 0, ip, c7, c5, 4		@ prefetch flush
117	mcr	p15, 0, r0, c2, c0, 0		@ load page table pointer
118	mcr	p15, 0, ip, c8, c7, 0		@ invalidate UTLB
119#endif
120	ret	lr
121
122/*
123 * cpu_fa526_set_pte_ext(ptep, pte, ext)
124 *
125 * Set a PTE and flush it out
126 */
127	.align	4
128ENTRY(cpu_fa526_set_pte_ext)
129#ifdef CONFIG_MMU
130	armv3_set_pte_ext
131	mov	r0, r0
132	mcr	p15, 0, r0, c7, c10, 1		@ clean D entry
133	mov	r0, #0
134	mcr	p15, 0, r0, c7, c10, 4		@ drain WB
135#endif
136	ret	lr
137
138	.type	__fa526_setup, #function
139__fa526_setup:
140	/* On return of this routine, r0 must carry correct flags for CFG register */
141	mov	r0, #0
142	mcr	p15, 0, r0, c7, c7		@ invalidate I,D caches on v4
143	mcr	p15, 0, r0, c7, c10, 4		@ drain write buffer on v4
144#ifdef CONFIG_MMU
145	mcr	p15, 0, r0, c8, c7		@ invalidate I,D TLBs on v4
146#endif
147	mcr	p15, 0, r0, c7, c5, 5		@ invalidate IScratchpad RAM
148
149	mov	r0, #1
150	mcr	p15, 0, r0, c1, c1, 0		@ turn-on ECR
151
152	mov	r0, #0
153	mcr	p15, 0, r0, c7, c5, 6		@ invalidate BTB All
154	mcr	p15, 0, r0, c7, c10, 4		@ data write barrier
155	mcr	p15, 0, r0, c7, c5, 4		@ prefetch flush
156
157	mov	r0, #0x1f			@ Domains 0, 1 = manager, 2 = client
158	mcr	p15, 0, r0, c3, c0		@ load domain access register
159
160	mrc	p15, 0, r0, c1, c0		@ get control register v4
161	ldr	r5, fa526_cr1_clear
162	bic	r0, r0, r5
163	ldr	r5, fa526_cr1_set
164	orr	r0, r0, r5
165	ret	lr
166	.size	__fa526_setup, . - __fa526_setup
167
168	/*
169	 * .RVI ZFRS BLDP WCAM
170	 * ..11 1001 .111 1101
171	 *
172	 */
173	.type	fa526_cr1_clear, #object
174	.type	fa526_cr1_set, #object
175fa526_cr1_clear:
176	.word	0x3f3f
177fa526_cr1_set:
178	.word	0x397D
179
180	__INITDATA
181
182	@ define struct processor (see <asm/proc-fns.h> and proc-macros.S)
183	define_processor_functions fa526, dabort=v4_early_abort, pabort=legacy_pabort
184
185	.section ".rodata"
186
187	string	cpu_arch_name, "armv4"
188	string	cpu_elf_name, "v4"
189	string	cpu_fa526_name, "FA526"
190
191	.align
192
193	.section ".proc.info.init", #alloc, #execinstr
194
195	.type	__fa526_proc_info,#object
196__fa526_proc_info:
197	.long	0x66015261
198	.long	0xff01fff1
199	.long   PMD_TYPE_SECT | \
200		PMD_SECT_BUFFERABLE | \
201		PMD_SECT_CACHEABLE | \
202		PMD_BIT4 | \
203		PMD_SECT_AP_WRITE | \
204		PMD_SECT_AP_READ
205	.long   PMD_TYPE_SECT | \
206		PMD_BIT4 | \
207		PMD_SECT_AP_WRITE | \
208		PMD_SECT_AP_READ
209	b	__fa526_setup
210	.long	cpu_arch_name
211	.long	cpu_elf_name
212	.long	HWCAP_SWP | HWCAP_HALF
213	.long	cpu_fa526_name
214	.long	fa526_processor_functions
215	.long	fa_tlb_fns
216	.long	fa_user_fns
217	.long	fa_cache_fns
218	.size	__fa526_proc_info, . - __fa526_proc_info
219