xref: /linux/Documentation/devicetree/bindings/reset/hisilicon,hi3660-reset.yaml (revision 06d07429858317ded2db7986113a9e0129cd599b)
1f2ad9bfdSZhen Lei# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2f2ad9bfdSZhen Lei%YAML 1.2
3f2ad9bfdSZhen Lei---
4f2ad9bfdSZhen Lei$id: http://devicetree.org/schemas/reset/hisilicon,hi3660-reset.yaml#
5f2ad9bfdSZhen Lei$schema: http://devicetree.org/meta-schemas/core.yaml#
6f2ad9bfdSZhen Lei
7f2ad9bfdSZhen Leititle: Hisilicon System Reset Controller
8f2ad9bfdSZhen Lei
9f2ad9bfdSZhen Leimaintainers:
10f2ad9bfdSZhen Lei  - Wei Xu <xuwei5@hisilicon.com>
11f2ad9bfdSZhen Lei
12f2ad9bfdSZhen Leidescription: |
13f2ad9bfdSZhen Lei  Please also refer to reset.txt in this directory for common reset
14f2ad9bfdSZhen Lei  controller binding usage.
15f2ad9bfdSZhen Lei  The reset controller registers are part of the system-ctl block on
16f2ad9bfdSZhen Lei  hi3660 and hi3670 SoCs.
17f2ad9bfdSZhen Lei
18f2ad9bfdSZhen Leiproperties:
19f2ad9bfdSZhen Lei  compatible:
20f2ad9bfdSZhen Lei    oneOf:
21f2ad9bfdSZhen Lei      - items:
22f2ad9bfdSZhen Lei          - const: hisilicon,hi3660-reset
23f2ad9bfdSZhen Lei      - items:
24f2ad9bfdSZhen Lei          - const: hisilicon,hi3670-reset
25f2ad9bfdSZhen Lei          - const: hisilicon,hi3660-reset
26f2ad9bfdSZhen Lei
278362f521SDavid Heidelberg  hisi,rst-syscon:
288362f521SDavid Heidelberg    deprecated: true
298362f521SDavid Heidelberg    description: phandle of the reset's syscon, use hisilicon,rst-syscon instead
308362f521SDavid Heidelberg    $ref: /schemas/types.yaml#/definitions/phandle
318362f521SDavid Heidelberg
32f2ad9bfdSZhen Lei  hisilicon,rst-syscon:
33f2ad9bfdSZhen Lei    description: phandle of the reset's syscon.
34f2ad9bfdSZhen Lei    $ref: /schemas/types.yaml#/definitions/phandle
35f2ad9bfdSZhen Lei
36f2ad9bfdSZhen Lei  '#reset-cells':
37f2ad9bfdSZhen Lei    description: |
38f2ad9bfdSZhen Lei      Specifies the number of cells needed to encode a reset source.
39f2ad9bfdSZhen Lei      Cell #1 : offset of the reset assert control register from the syscon
40f2ad9bfdSZhen Lei                register base
41f2ad9bfdSZhen Lei                offset + 4: deassert control register
42f2ad9bfdSZhen Lei                offset + 8: status control register
43f2ad9bfdSZhen Lei      Cell #2 : bit position of the reset in the reset control register
44f2ad9bfdSZhen Lei    const: 2
45f2ad9bfdSZhen Lei
46f2ad9bfdSZhen Leirequired:
47f2ad9bfdSZhen Lei  - compatible
48f2ad9bfdSZhen Lei
49f2ad9bfdSZhen LeiadditionalProperties: false
50f2ad9bfdSZhen Lei
51f2ad9bfdSZhen Leiexamples:
52f2ad9bfdSZhen Lei  - |
53*c3c46acdSRob Herring    iomcu_rst_controller {
54f2ad9bfdSZhen Lei        compatible = "hisilicon,hi3660-reset";
55f2ad9bfdSZhen Lei        hisilicon,rst-syscon = <&iomcu>;
56f2ad9bfdSZhen Lei        #reset-cells = <2>;
57f2ad9bfdSZhen Lei    };
58f2ad9bfdSZhen Lei...
59