xref: /linux/Documentation/devicetree/bindings/reset/allwinner,sun6i-a31-clock-reset.yaml (revision 93adc6aef57f169c010071d732940b0f9f1fb5a7)
1*93adc6aeSMaxime Ripard# SPDX-License-Identifier: GPL-2.0
2*93adc6aeSMaxime Ripard%YAML 1.2
3*93adc6aeSMaxime Ripard---
4*93adc6aeSMaxime Ripard$id: http://devicetree.org/schemas/reset/allwinner,sun6i-a31-clock-reset.yaml#
5*93adc6aeSMaxime Ripard$schema: http://devicetree.org/meta-schemas/core.yaml#
6*93adc6aeSMaxime Ripard
7*93adc6aeSMaxime Ripardtitle: Allwinner A31 Peripheral Reset Controller Device Tree Bindings
8*93adc6aeSMaxime Ripard
9*93adc6aeSMaxime Ripardmaintainers:
10*93adc6aeSMaxime Ripard  - Chen-Yu Tsai <wens@csie.org>
11*93adc6aeSMaxime Ripard  - Maxime Ripard <mripard@kernel.org>
12*93adc6aeSMaxime Ripard
13*93adc6aeSMaxime Riparddeprecated: true
14*93adc6aeSMaxime Ripard
15*93adc6aeSMaxime Ripardselect:
16*93adc6aeSMaxime Ripard  properties:
17*93adc6aeSMaxime Ripard    compatible:
18*93adc6aeSMaxime Ripard      contains:
19*93adc6aeSMaxime Ripard        enum:
20*93adc6aeSMaxime Ripard          - allwinner,sun6i-a31-ahb1-reset
21*93adc6aeSMaxime Ripard          - allwinner,sun6i-a31-clock-reset
22*93adc6aeSMaxime Ripard
23*93adc6aeSMaxime Ripard  # The PRCM on the A31 and A23 will have the reg property missing,
24*93adc6aeSMaxime Ripard  # since it's set at the upper level node, and will be validated by
25*93adc6aeSMaxime Ripard  # PRCM's schema. Make sure we only validate standalone nodes.
26*93adc6aeSMaxime Ripard  required:
27*93adc6aeSMaxime Ripard    - compatible
28*93adc6aeSMaxime Ripard    - reg
29*93adc6aeSMaxime Ripard
30*93adc6aeSMaxime Ripardproperties:
31*93adc6aeSMaxime Ripard  "#reset-cells":
32*93adc6aeSMaxime Ripard    const: 1
33*93adc6aeSMaxime Ripard    description: >
34*93adc6aeSMaxime Ripard      This additional argument passed to that reset controller is the
35*93adc6aeSMaxime Ripard      offset of the bit controlling this particular reset line in the
36*93adc6aeSMaxime Ripard      register.
37*93adc6aeSMaxime Ripard
38*93adc6aeSMaxime Ripard  compatible:
39*93adc6aeSMaxime Ripard    enum:
40*93adc6aeSMaxime Ripard      - allwinner,sun6i-a31-ahb1-reset
41*93adc6aeSMaxime Ripard      - allwinner,sun6i-a31-clock-reset
42*93adc6aeSMaxime Ripard
43*93adc6aeSMaxime Ripard  reg:
44*93adc6aeSMaxime Ripard    maxItems: 1
45*93adc6aeSMaxime Ripard
46*93adc6aeSMaxime Ripardrequired:
47*93adc6aeSMaxime Ripard  - "#reset-cells"
48*93adc6aeSMaxime Ripard  - compatible
49*93adc6aeSMaxime Ripard  - reg
50*93adc6aeSMaxime Ripard
51*93adc6aeSMaxime RipardadditionalProperties: false
52*93adc6aeSMaxime Ripard
53*93adc6aeSMaxime Ripardexamples:
54*93adc6aeSMaxime Ripard  - |
55*93adc6aeSMaxime Ripard    ahb1_rst: reset@1c202c0 {
56*93adc6aeSMaxime Ripard        #reset-cells = <1>;
57*93adc6aeSMaxime Ripard        compatible = "allwinner,sun6i-a31-ahb1-reset";
58*93adc6aeSMaxime Ripard        reg = <0x01c202c0 0xc>;
59*93adc6aeSMaxime Ripard    };
60*93adc6aeSMaxime Ripard
61*93adc6aeSMaxime Ripard  - |
62*93adc6aeSMaxime Ripard    apbs_rst: reset@80014b0 {
63*93adc6aeSMaxime Ripard        #reset-cells = <1>;
64*93adc6aeSMaxime Ripard        compatible = "allwinner,sun6i-a31-clock-reset";
65*93adc6aeSMaxime Ripard        reg = <0x080014b0 0x4>;
66*93adc6aeSMaxime Ripard    };
67*93adc6aeSMaxime Ripard
68*93adc6aeSMaxime Ripard...
69