122ffb89eSXinlei Lee# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 222ffb89eSXinlei Lee%YAML 1.2 322ffb89eSXinlei Lee--- 422ffb89eSXinlei Lee$id: http://devicetree.org/schemas/display/mediatek/mediatek,dsi.yaml# 522ffb89eSXinlei Lee$schema: http://devicetree.org/meta-schemas/core.yaml# 622ffb89eSXinlei Lee 7a612130cSKrzysztof Kozlowskititle: MediaTek DSI Controller 822ffb89eSXinlei Lee 922ffb89eSXinlei Leemaintainers: 1022ffb89eSXinlei Lee - Chun-Kuang Hu <chunkuang.hu@kernel.org> 1122ffb89eSXinlei Lee - Philipp Zabel <p.zabel@pengutronix.de> 1222ffb89eSXinlei Lee - Jitao Shi <jitao.shi@mediatek.com> 1322ffb89eSXinlei Lee 1422ffb89eSXinlei Leedescription: | 1522ffb89eSXinlei Lee The MediaTek DSI function block is a sink of the display subsystem and can 1622ffb89eSXinlei Lee drive up to 4-lane MIPI DSI output. Two DSIs can be synchronized for dual- 1722ffb89eSXinlei Lee channel output. 1822ffb89eSXinlei Lee 1922ffb89eSXinlei LeeallOf: 2022ffb89eSXinlei Lee - $ref: /schemas/display/dsi-controller.yaml# 2122ffb89eSXinlei Lee 2222ffb89eSXinlei Leeproperties: 2322ffb89eSXinlei Lee compatible: 2428c143afSAngeloGioacchino Del Regno oneOf: 2528c143afSAngeloGioacchino Del Regno - enum: 2622ffb89eSXinlei Lee - mediatek,mt2701-dsi 2722ffb89eSXinlei Lee - mediatek,mt7623-dsi 2822ffb89eSXinlei Lee - mediatek,mt8167-dsi 2922ffb89eSXinlei Lee - mediatek,mt8173-dsi 3022ffb89eSXinlei Lee - mediatek,mt8183-dsi 31f7fe4264SXinlei Lee - mediatek,mt8186-dsi 3281d707f3SShuijing Li - mediatek,mt8188-dsi 3328c143afSAngeloGioacchino Del Regno - items: 3428c143afSAngeloGioacchino Del Regno - enum: 3528c143afSAngeloGioacchino Del Regno - mediatek,mt6795-dsi 3628c143afSAngeloGioacchino Del Regno - const: mediatek,mt8173-dsi 379d1029e7SMichael Walle - items: 389d1029e7SMichael Walle - enum: 399d1029e7SMichael Walle - mediatek,mt8195-dsi 40*c0a28b17SAlexandre Mergnat - mediatek,mt8365-dsi 419d1029e7SMichael Walle - const: mediatek,mt8183-dsi 4222ffb89eSXinlei Lee 4322ffb89eSXinlei Lee reg: 4422ffb89eSXinlei Lee maxItems: 1 4522ffb89eSXinlei Lee 4622ffb89eSXinlei Lee interrupts: 4722ffb89eSXinlei Lee maxItems: 1 4822ffb89eSXinlei Lee 4922ffb89eSXinlei Lee power-domains: 5022ffb89eSXinlei Lee maxItems: 1 5122ffb89eSXinlei Lee 5222ffb89eSXinlei Lee clocks: 5322ffb89eSXinlei Lee items: 5422ffb89eSXinlei Lee - description: Engine Clock 5522ffb89eSXinlei Lee - description: Digital Clock 5622ffb89eSXinlei Lee - description: HS Clock 5722ffb89eSXinlei Lee 5822ffb89eSXinlei Lee clock-names: 5922ffb89eSXinlei Lee items: 6022ffb89eSXinlei Lee - const: engine 6122ffb89eSXinlei Lee - const: digital 6222ffb89eSXinlei Lee - const: hs 6322ffb89eSXinlei Lee 6422ffb89eSXinlei Lee resets: 6522ffb89eSXinlei Lee maxItems: 1 6622ffb89eSXinlei Lee 6722ffb89eSXinlei Lee phys: 6822ffb89eSXinlei Lee maxItems: 1 6922ffb89eSXinlei Lee 7022ffb89eSXinlei Lee phy-names: 7122ffb89eSXinlei Lee items: 7222ffb89eSXinlei Lee - const: dphy 7322ffb89eSXinlei Lee 7422ffb89eSXinlei Lee port: 7522ffb89eSXinlei Lee $ref: /schemas/graph.yaml#/properties/port 7622ffb89eSXinlei Lee description: 7722ffb89eSXinlei Lee Output port node. This port should be connected to the input 7822ffb89eSXinlei Lee port of an attached DSI panel or DSI-to-eDP encoder chip. 7922ffb89eSXinlei Lee 8022ffb89eSXinlei Leerequired: 8122ffb89eSXinlei Lee - compatible 8222ffb89eSXinlei Lee - reg 8322ffb89eSXinlei Lee - interrupts 8422ffb89eSXinlei Lee - power-domains 8522ffb89eSXinlei Lee - clocks 8622ffb89eSXinlei Lee - clock-names 8722ffb89eSXinlei Lee - phys 8822ffb89eSXinlei Lee - phy-names 8922ffb89eSXinlei Lee - port 9022ffb89eSXinlei Lee 9122ffb89eSXinlei LeeunevaluatedProperties: false 9222ffb89eSXinlei Lee 9322ffb89eSXinlei Leeexamples: 9422ffb89eSXinlei Lee - | 9522ffb89eSXinlei Lee #include <dt-bindings/clock/mt8183-clk.h> 9622ffb89eSXinlei Lee #include <dt-bindings/interrupt-controller/arm-gic.h> 9722ffb89eSXinlei Lee #include <dt-bindings/interrupt-controller/irq.h> 9822ffb89eSXinlei Lee #include <dt-bindings/power/mt8183-power.h> 9922ffb89eSXinlei Lee #include <dt-bindings/phy/phy.h> 10022ffb89eSXinlei Lee #include <dt-bindings/reset/mt8183-resets.h> 10122ffb89eSXinlei Lee 10222ffb89eSXinlei Lee soc { 10322ffb89eSXinlei Lee #address-cells = <2>; 10422ffb89eSXinlei Lee #size-cells = <2>; 10522ffb89eSXinlei Lee 10622ffb89eSXinlei Lee dsi0: dsi@14014000 { 10722ffb89eSXinlei Lee compatible = "mediatek,mt8183-dsi"; 10822ffb89eSXinlei Lee reg = <0 0x14014000 0 0x1000>; 10922ffb89eSXinlei Lee interrupts = <GIC_SPI 236 IRQ_TYPE_LEVEL_LOW>; 11022ffb89eSXinlei Lee power-domains = <&spm MT8183_POWER_DOMAIN_DISP>; 11122ffb89eSXinlei Lee clocks = <&mmsys CLK_MM_DSI0_MM>, 11222ffb89eSXinlei Lee <&mmsys CLK_MM_DSI0_IF>, 11322ffb89eSXinlei Lee <&mipi_tx0>; 11422ffb89eSXinlei Lee clock-names = "engine", "digital", "hs"; 11522ffb89eSXinlei Lee resets = <&mmsys MT8183_MMSYS_SW0_RST_B_DISP_DSI0>; 11622ffb89eSXinlei Lee phys = <&mipi_tx0>; 11722ffb89eSXinlei Lee phy-names = "dphy"; 11822ffb89eSXinlei Lee port { 11922ffb89eSXinlei Lee dsi0_out: endpoint { 12022ffb89eSXinlei Lee remote-endpoint = <&panel_in>; 12122ffb89eSXinlei Lee }; 12222ffb89eSXinlei Lee }; 12322ffb89eSXinlei Lee }; 12422ffb89eSXinlei Lee }; 12522ffb89eSXinlei Lee 12622ffb89eSXinlei Lee... 127