xref: /linux/Documentation/devicetree/bindings/clock/qcom,sm8550-dispcc.yaml (revision a1ff5a7d78a036d6c2178ee5acd6ba4946243800)
1553f9bd4SNeil Armstrong# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2553f9bd4SNeil Armstrong%YAML 1.2
3553f9bd4SNeil Armstrong---
4553f9bd4SNeil Armstrong$id: http://devicetree.org/schemas/clock/qcom,sm8550-dispcc.yaml#
5553f9bd4SNeil Armstrong$schema: http://devicetree.org/meta-schemas/core.yaml#
6553f9bd4SNeil Armstrong
7553f9bd4SNeil Armstrongtitle: Qualcomm Display Clock & Reset Controller for SM8550
8553f9bd4SNeil Armstrong
9553f9bd4SNeil Armstrongmaintainers:
10553f9bd4SNeil Armstrong  - Bjorn Andersson <andersson@kernel.org>
11553f9bd4SNeil Armstrong  - Neil Armstrong <neil.armstrong@linaro.org>
12553f9bd4SNeil Armstrong
13553f9bd4SNeil Armstrongdescription: |
14553f9bd4SNeil Armstrong  Qualcomm display clock control module provides the clocks, resets and power
15553f9bd4SNeil Armstrong  domains on SM8550.
16553f9bd4SNeil Armstrong
17c984dde8SAbel Vesa  See also:
18c984dde8SAbel Vesa  - include/dt-bindings/clock/qcom,sm8550-dispcc.h
19c984dde8SAbel Vesa  - include/dt-bindings/clock/qcom,sm8650-dispcc.h
204f70a09bSRajendra Nayak  - include/dt-bindings/clock/qcom,x1e80100-dispcc.h
21553f9bd4SNeil Armstrong
22553f9bd4SNeil Armstrongproperties:
23553f9bd4SNeil Armstrong  compatible:
24553f9bd4SNeil Armstrong    enum:
25553f9bd4SNeil Armstrong      - qcom,sm8550-dispcc
26c984dde8SAbel Vesa      - qcom,sm8650-dispcc
274f70a09bSRajendra Nayak      - qcom,x1e80100-dispcc
28553f9bd4SNeil Armstrong
29553f9bd4SNeil Armstrong  clocks:
30553f9bd4SNeil Armstrong    items:
31553f9bd4SNeil Armstrong      - description: Board XO source
32553f9bd4SNeil Armstrong      - description: Board Always On XO source
33553f9bd4SNeil Armstrong      - description: Display's AHB clock
34553f9bd4SNeil Armstrong      - description: sleep clock
35553f9bd4SNeil Armstrong      - description: Byte clock from DSI PHY0
36553f9bd4SNeil Armstrong      - description: Pixel clock from DSI PHY0
37553f9bd4SNeil Armstrong      - description: Byte clock from DSI PHY1
38553f9bd4SNeil Armstrong      - description: Pixel clock from DSI PHY1
39553f9bd4SNeil Armstrong      - description: Link clock from DP PHY0
40553f9bd4SNeil Armstrong      - description: VCO DIV clock from DP PHY0
41553f9bd4SNeil Armstrong      - description: Link clock from DP PHY1
42553f9bd4SNeil Armstrong      - description: VCO DIV clock from DP PHY1
43553f9bd4SNeil Armstrong      - description: Link clock from DP PHY2
44553f9bd4SNeil Armstrong      - description: VCO DIV clock from DP PHY2
45553f9bd4SNeil Armstrong      - description: Link clock from DP PHY3
46553f9bd4SNeil Armstrong      - description: VCO DIV clock from DP PHY3
47553f9bd4SNeil Armstrong
48553f9bd4SNeil Armstrong  power-domains:
49553f9bd4SNeil Armstrong    description:
50553f9bd4SNeil Armstrong      A phandle and PM domain specifier for the MMCX power domain.
51553f9bd4SNeil Armstrong    maxItems: 1
52553f9bd4SNeil Armstrong
53553f9bd4SNeil Armstrong  required-opps:
54553f9bd4SNeil Armstrong    description:
55553f9bd4SNeil Armstrong      A phandle to an OPP node describing required MMCX performance point.
56553f9bd4SNeil Armstrong    maxItems: 1
57553f9bd4SNeil Armstrong
58553f9bd4SNeil Armstrongrequired:
59553f9bd4SNeil Armstrong  - compatible
60553f9bd4SNeil Armstrong  - clocks
61553f9bd4SNeil Armstrong  - '#power-domain-cells'
62553f9bd4SNeil Armstrong
63*4da364c7SKrzysztof KozlowskiallOf:
64*4da364c7SKrzysztof Kozlowski  - $ref: qcom,gcc.yaml#
65*4da364c7SKrzysztof Kozlowski
66*4da364c7SKrzysztof KozlowskiunevaluatedProperties: false
67553f9bd4SNeil Armstrong
68553f9bd4SNeil Armstrongexamples:
69553f9bd4SNeil Armstrong  - |
70553f9bd4SNeil Armstrong    #include <dt-bindings/clock/qcom,sm8550-gcc.h>
71553f9bd4SNeil Armstrong    #include <dt-bindings/clock/qcom,rpmh.h>
72014f3272SRohit Agarwal    #include <dt-bindings/power/qcom,rpmhpd.h>
73553f9bd4SNeil Armstrong    clock-controller@af00000 {
74553f9bd4SNeil Armstrong      compatible = "qcom,sm8550-dispcc";
75553f9bd4SNeil Armstrong      reg = <0x0af00000 0x10000>;
76553f9bd4SNeil Armstrong      clocks = <&rpmhcc RPMH_CXO_CLK>,
77553f9bd4SNeil Armstrong               <&rpmhcc RPMH_CXO_CLK_A>,
78553f9bd4SNeil Armstrong               <&gcc GCC_DISP_AHB_CLK>,
79553f9bd4SNeil Armstrong               <&sleep_clk>,
80553f9bd4SNeil Armstrong               <&dsi0_phy 0>,
81553f9bd4SNeil Armstrong               <&dsi0_phy 1>,
82553f9bd4SNeil Armstrong               <&dsi1_phy 0>,
83553f9bd4SNeil Armstrong               <&dsi1_phy 1>,
84553f9bd4SNeil Armstrong               <&dp0_phy 0>,
85553f9bd4SNeil Armstrong               <&dp0_phy 1>,
86553f9bd4SNeil Armstrong               <&dp1_phy 0>,
87553f9bd4SNeil Armstrong               <&dp1_phy 1>,
88553f9bd4SNeil Armstrong               <&dp2_phy 0>,
89553f9bd4SNeil Armstrong               <&dp2_phy 1>,
90553f9bd4SNeil Armstrong               <&dp3_phy 0>,
91553f9bd4SNeil Armstrong               <&dp3_phy 1>;
92553f9bd4SNeil Armstrong      #clock-cells = <1>;
93553f9bd4SNeil Armstrong      #reset-cells = <1>;
94553f9bd4SNeil Armstrong      #power-domain-cells = <1>;
95014f3272SRohit Agarwal      power-domains = <&rpmhpd RPMHPD_MMCX>;
96553f9bd4SNeil Armstrong      required-opps = <&rpmhpd_opp_low_svs>;
97553f9bd4SNeil Armstrong    };
98553f9bd4SNeil Armstrong...
99