xref: /linux/Documentation/devicetree/bindings/clock/qcom,qcm2290-dispcc.yaml (revision c532de5a67a70f8533d495f8f2aaa9a0491c3ad0) 
1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2%YAML 1.2
3---
4$id: http://devicetree.org/schemas/clock/qcom,qcm2290-dispcc.yaml#
5$schema: http://devicetree.org/meta-schemas/core.yaml#
6
7title: Qualcomm Display Clock & Reset Controller on QCM2290
8
9maintainers:
10  - Loic Poulain <loic.poulain@linaro.org>
11
12description: |
13  Qualcomm display clock control module provides the clocks, resets and power
14  domains on qcm2290.
15
16  See also:: include/dt-bindings/clock/qcom,dispcc-qcm2290.h
17
18properties:
19  compatible:
20    const: qcom,qcm2290-dispcc
21
22  clocks:
23    items:
24      - description: Board XO source
25      - description: Board active-only XO source
26      - description: GPLL0 source from GCC
27      - description: GPLL0 div source from GCC
28      - description: Byte clock from DSI PHY
29      - description: Pixel clock from DSI PHY
30
31  clock-names:
32    items:
33      - const: bi_tcxo
34      - const: bi_tcxo_ao
35      - const: gcc_disp_gpll0_clk_src
36      - const: gcc_disp_gpll0_div_clk_src
37      - const: dsi0_phy_pll_out_byteclk
38      - const: dsi0_phy_pll_out_dsiclk
39
40required:
41  - compatible
42  - clocks
43  - clock-names
44  - '#power-domain-cells'
45
46allOf:
47  - $ref: qcom,gcc.yaml#
48
49unevaluatedProperties: false
50
51examples:
52  - |
53    #include <dt-bindings/clock/qcom,dispcc-qcm2290.h>
54    #include <dt-bindings/clock/qcom,gcc-qcm2290.h>
55    #include <dt-bindings/clock/qcom,rpmcc.h>
56    clock-controller@5f00000 {
57            compatible = "qcom,qcm2290-dispcc";
58            reg = <0x5f00000 0x20000>;
59            clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>,
60                     <&rpmcc RPM_SMD_XO_A_CLK_SRC>,
61                     <&gcc GCC_DISP_GPLL0_CLK_SRC>,
62                     <&gcc GCC_DISP_GPLL0_DIV_CLK_SRC>,
63                     <&dsi0_phy 0>,
64                     <&dsi0_phy 1>;
65            clock-names = "bi_tcxo",
66                          "bi_tcxo_ao",
67                          "gcc_disp_gpll0_clk_src",
68                          "gcc_disp_gpll0_div_clk_src",
69                          "dsi0_phy_pll_out_byteclk",
70                          "dsi0_phy_pll_out_dsiclk";
71            #clock-cells = <1>;
72            #reset-cells = <1>;
73            #power-domain-cells = <1>;
74    };
75...
76