Home
last modified time | relevance | path

Searched refs:t4_read_reg (Results 1 – 13 of 13) sorted by relevance

/linux/drivers/net/ethernet/chelsio/cxgb4/
H A Dcudbg_lib.c252 value = t4_read_reg(adap, MA_TARGET_MEM_ENABLE_A); in cudbg_get_entity_length()
254 value = t4_read_reg(adap, MA_EDRAM0_BAR_A); in cudbg_get_entity_length()
260 value = t4_read_reg(adap, MA_TARGET_MEM_ENABLE_A); in cudbg_get_entity_length()
262 value = t4_read_reg(adap, MA_EDRAM1_BAR_A); in cudbg_get_entity_length()
268 value = t4_read_reg(adap, MA_TARGET_MEM_ENABLE_A); in cudbg_get_entity_length()
270 value = t4_read_reg(adap, MA_EXT_MEMORY0_BAR_A); in cudbg_get_entity_length()
276 value = t4_read_reg(adap, MA_TARGET_MEM_ENABLE_A); in cudbg_get_entity_length()
278 value = t4_read_reg(adap, MA_EXT_MEMORY1_BAR_A); in cudbg_get_entity_length()
405 value = t4_read_reg(adap, MA_TARGET_MEM_ENABLE_A); in cudbg_get_entity_length()
410 value = t4_read_reg(adap, MA_EXT_MEMORY1_BAR_A); in cudbg_get_entity_length()
[all …]
H A Dt4_hw.c61 u32 val = t4_read_reg(adapter, reg); in t4_wait_op_done_val()
95 u32 v = t4_read_reg(adapter, addr) & ~mask; in t4_set_reg_field()
98 (void) t4_read_reg(adapter, addr); /* flush */ in t4_set_reg_field()
119 *vals++ = t4_read_reg(adap, data_reg); in t4_read_indirect()
165 *val = t4_read_reg(adap, PCIE_CFG_SPACE_DATA_A); in t4_hw_pci_read_cfg4()
197 pcie_fw = t4_read_reg(adap, PCIE_FW_A); in t4_report_fw_error()
335 pcie_fw = t4_read_reg(adap, PCIE_FW_A); in t4_wr_mbox_meat_timeout()
366 v = MBOWNER_G(t4_read_reg(adap, ctl_reg)); in t4_wr_mbox_meat_timeout()
368 v = MBOWNER_G(t4_read_reg(adap, ctl_reg)); in t4_wr_mbox_meat_timeout()
384 t4_read_reg(adap, ctl_reg); /* flush write */ in t4_wr_mbox_meat_timeout()
[all …]
H A Dcxgb4_debugfs.c644 switch (DBGLAMODE_G(t4_read_reg(adap, TP_DBG_LA_CONFIG_A))) { in tp_la_open()
908 u32 res = t4_read_reg(adap, TP_TIMER_RESOLUTION_A); in clk_show()
924 t4_read_reg(adap, TP_DACK_TIMER_A)); in clk_show()
926 tp_tick_us * t4_read_reg(adap, TP_RXT_MIN_A)); in clk_show()
928 tp_tick_us * t4_read_reg(adap, TP_RXT_MAX_A)); in clk_show()
930 tp_tick_us * t4_read_reg(adap, TP_PERS_MIN_A)); in clk_show()
932 tp_tick_us * t4_read_reg(adap, TP_PERS_MAX_A)); in clk_show()
934 tp_tick_us * t4_read_reg(adap, TP_KEEP_IDLE_A)); in clk_show()
936 tp_tick_us * t4_read_reg(adap, TP_KEEP_INTVL_A)); in clk_show()
938 tp_tick_us * INITSRTT_G(t4_read_reg(adap, TP_INIT_SRTT_A))); in clk_show()
[all …]
H A Dcxgb4_ptp.c106 tx_ts = t4_read_reg(adapter, in cxgb4_ptp_read_hwstamp()
109 tx_ts |= (u64)t4_read_reg(adapter, in cxgb4_ptp_read_hwstamp()
322 ns = t4_read_reg(adapter, T5_PORT_REG(0, MAC_PORT_PTP_SUM_LO_A)); in cxgb4_ptp_gettime()
323 ns |= (u64)t4_read_reg(adapter, in cxgb4_ptp_gettime()
H A Dcxgb4_main.c678 u32 v = t4_read_reg(adap, MYPF_REG(PL_PF_INT_CAUSE_A)); in t4_nondata_intr()
2143 v1 = t4_read_reg(adap, SGE_DBFIFO_STATUS_A); in cxgb4_dbfifo_count()
2144 v2 = t4_read_reg(adap, SGE_DBFIFO_STATUS2_A); in cxgb4_dbfifo_count()
2201 u32 addr = t4_read_reg(adap, SGE_DBQ_CTXT_BADDR_A) + 24 * qid + 8; in read_eq_indices()
2269 size = t4_read_reg(adap, MA_EDRAM0_BAR_A); in cxgb4_read_tpte()
2271 size = t4_read_reg(adap, MA_EDRAM1_BAR_A); in cxgb4_read_tpte()
2273 size = t4_read_reg(adap, MA_EXT_MEMORY0_BAR_A); in cxgb4_read_tpte()
2276 if (t4_read_reg(adap, MA_TARGET_MEM_ENABLE_A) & HMA_MUX_F) { in cxgb4_read_tpte()
2277 size = t4_read_reg(adap, MA_EXT_MEMORY1_BAR_A); in cxgb4_read_tpte()
2298 size = t4_read_reg(adap, MA_EXT_MEMORY1_BAR_A); in cxgb4_read_tpte()
[all …]
H A Dcxgb4_uld.c612 lld->iscsi_iolen = MAXRXDATA_G(t4_read_reg(adap, TP_PARA_REG2_A)); in uld_init()
613 lld->iscsi_tagmask = t4_read_reg(adap, ULP_RX_ISCSI_TAGMASK_A); in uld_init()
614 lld->iscsi_pgsz_order = t4_read_reg(adap, ULP_RX_ISCSI_PSZ_A); in uld_init()
615 lld->iscsi_llimit = t4_read_reg(adap, ULP_RX_ISCSI_LLIMIT_A); in uld_init()
H A Dcxgb4_ethtool.c342 v = t4_read_reg(adap, SGE_STAT_CFG_A); in collect_adapter_stats()
344 val2 = t4_read_reg(adap, SGE_STAT_MATCH_A); in collect_adapter_stats()
345 val1 = t4_read_reg(adap, SGE_STAT_TOTAL_A); in collect_adapter_stats()
1313 offset = OFFSET_G(t4_read_reg(adap, PF_REG(0, PCIE_PF_EXPROM_OFST_A))); in cxgb4_ethtool_flash_boot()
1508 pcie_fw = t4_read_reg(adap, PCIE_FW_A); in set_flash()
H A Dcxgb4_filter.c366 tcb_base = t4_read_reg(adapter, TP_CMM_TCB_BASE_A); in get_filter_count()
2150 if (!(t4_read_reg(adap, TP_GLOBAL_CONFIG_A) in init_hash_filter()
2156 reg = t4_read_reg(adap, LE_DB_RSP_CODE_0_A); in init_hash_filter()
2162 reg = t4_read_reg(adap, LE_DB_RSP_CODE_1_A); in init_hash_filter()
H A Dcxgb4.h1501 static inline u32 t4_read_reg(struct adapter *adap, u32 reg_addr) in t4_read_reg() function
/linux/drivers/net/ethernet/chelsio/cxgb4vf/
H A Dt4vf_hw.c58 val = t4_read_reg(adapter, whoami); in t4vf_wait_dev_ready()
62 val = t4_read_reg(adapter, whoami); in t4vf_wait_dev_ready()
210 v = MBOWNER_G(t4_read_reg(adapter, mbox_ctl)); in t4vf_wr_mbox_core()
212 v = MBOWNER_G(t4_read_reg(adapter, mbox_ctl)); in t4vf_wr_mbox_core()
239 t4_read_reg(adapter, mbox_data); /* flush write */ in t4vf_wr_mbox_core()
243 t4_read_reg(adapter, mbox_ctl); /* flush write */ in t4vf_wr_mbox_core()
263 v = t4_read_reg(adapter, mbox_ctl); in t4vf_wr_mbox_core()
834 whoami = t4_read_reg(adapter, T4VF_PL_BASE_ADDR + PL_VF_WHOAMI_A); in t4vf_get_pf_from_vf()
2168 chipid = REV_G(t4_read_reg(adapter, PL_VF_REV_A)); in t4vf_prep_adapter()
2176 chipid = REV_G(t4_read_reg(adapter, PL_VF_REV_A)); in t4vf_prep_adapter()
H A Dadapter.h430 static inline u32 t4_read_reg(struct adapter *adapter, u32 reg_addr) in t4_read_reg() function
H A Dcxgb4vf_main.c1868 *bp++ = t4_read_reg(adapter, start); in reg_block_dump()
/linux/drivers/scsi/cxgbi/cxgb4i/
H A Dcxgb4i.c2200 io = t4_read_reg(adap, MA_TARGET_MEM_ENABLE_A); in is_memfree()