| /linux/drivers/gpu/drm/msm/disp/dpu1/ |
| H A D | dpu_rm.c | 524 int num_dsc = 0; in _dpu_rm_dsc_alloc() local
530 num_dsc < top->num_dsc; dsc_idx++) { in _dpu_rm_dsc_alloc()
546 num_dsc++; in _dpu_rm_dsc_alloc()
550 if (num_dsc < top->num_dsc) { in _dpu_rm_dsc_alloc()
552 num_dsc, top->num_dsc); in _dpu_rm_dsc_alloc()
564 int num_dsc = 0; in _dpu_rm_dsc_alloc_pair() local
570 num_dsc < top->num_dsc; dsc_idx += 2) { in _dpu_rm_dsc_alloc_pair()
602 num_dsc += 2; in _dpu_rm_dsc_alloc_pair()
606 if (num_dsc < top->num_dsc) { in _dpu_rm_dsc_alloc_pair()
608 num_dsc, top->num_dsc); in _dpu_rm_dsc_alloc_pair()
[all …]
|
| H A D | dpu_encoder.c | 625 int i, intf_count = 0, num_dsc = 0; in dpu_encoder_use_dsc_merge() local
633 num_dsc++; in dpu_encoder_use_dsc_merge()
635 return (num_dsc > 0) && (num_dsc > intf_count); in dpu_encoder_use_dsc_merge()
690 topology->num_dsc = 2; in dpu_encoder_update_topology()
692 topology->num_dsc = 1; in dpu_encoder_update_topology()
1164 int num_ctl, num_pp, num_dsc, num_pp_per_intf; in dpu_encoder_virt_atomic_mode_set() local
1223 num_dsc = dpu_rm_get_assigned_resources(&dpu_kms->rm, global_state, in dpu_encoder_virt_atomic_mode_set()
1226 for (i = 0; i < num_dsc; i++) { in dpu_encoder_virt_atomic_mode_set()
2029 int num_dsc in dpu_encoder_prep_dsc() local
[all...] |
| /linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/ |
| H A D | dml2_core_dcn4.c | 59 .num_dsc = 4,
129 .num_dsc = 4,
166 ip_caps->num_dsc = ip_params->num_dsc; in patch_ip_caps_with_explicit_ip_params()
192 ip_params->num_dsc = ip_caps->num_dsc; in patch_ip_params_with_ip_caps()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/inc/bounding_boxes/ |
| H A D | dcn42_soc_bb.h | 241 .num_dsc = 4,
|
| /linux/drivers/gpu/drm/amd/display/dc/dsc/ |
| H A D | dc_dsc.c | 1058 unsigned int num_dsc; in setup_dsc_config()
1088 num_dsc = dc->res_pool->res_cap->num_dsc; in setup_dsc_config()
1089 max_odm_combine_factor = min(max_odm_combine_factor, num_dsc); in setup_dsc_config()
590 unsigned int num_dsc; build_dsc_enc_caps() local
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/ |
| H A D | dcn31_fpu.c | 76 .num_dsc = 3,
221 .num_dsc = 3,
320 .num_dsc = 3,
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn20/ |
| H A D | dcn20_resource.c | 693 .num_dsc = 6,
731 .num_dsc = 5,
1123 for (i = 0; i < (unsigned int)pool->base.res_cap->num_dsc; i++) { in dcn20_resource_destruct()
1375 if (pool->res_cap->num_dsc == pool->res_cap->num_opp) { in dcn20_acquire_dsc()
1389 for (i = 0; i < pool->res_cap->num_dsc; i++) in dcn20_acquire_dsc()
1403 for (i = 0; i < pool->res_cap->num_dsc; i++) in dcn20_release_dsc()
2756 for (i = 0; i < pool->base.res_cap->num_dsc; i++) { in dcn20_resource_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/ |
| H A D | display_mode_structs.h | 272 unsigned int num_dsc; member
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn303/ |
| H A D | dcn303_resource.c | 136 .num_dsc = 2,
1089 for (i = 0; i < (unsigned int)pool->res_cap->num_dsc; i++) { in dcn303_resource_destruct()
1521 for (i = 0; i < pool->res_cap->num_dsc; i++) {
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn302/ |
| H A D | dcn302_resource.c | 139 .num_dsc = 5,
1145 for (i = 0; i < (unsigned int)pool->res_cap->num_dsc; i++) { in dcn302_resource_destruct()
1589 for (i = 0; i < pool->res_cap->num_dsc; i++) {
|
| /linux/drivers/gpu/drm/amd/display/dc/dml2_0/ |
| H A D | dml2_translation_helper.c | 92 out->num_dsc = 4; in dml2_init_ip_params()
130 out->num_dsc = 4; in dml2_init_ip_params()
227 out->num_dsc = 4; in dml2_init_ip_params()
664 out->num_dsc = in_ip_params->num_dsc; in dml2_translate_ip_params()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn21/ |
| H A D | dcn21_resource.c | 601 .num_dsc = 3,
687 for (i = 0; i < (unsigned int)pool->base.res_cap->num_dsc; i++) { in dcn21_resource_destruct()
1708 for (i = 0; i < (unsigned int)pool->base.res_cap->num_dsc; i++) { in dcn21_resource_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn301/ |
| H A D | dcn301_resource.c | 653 .num_dsc = 3,
1086 for (i = 0; i < (unsigned int)pool->base.res_cap->num_dsc; i++) { in dcn301_destruct()
1701 for (i = 0; i < (unsigned int)pool->base.res_cap->num_dsc; i++) { in dcn301_resource_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn314/ |
| H A D | dcn314_resource.c | 897 .num_dsc = 4,
1599 for (i = 0; i < (unsigned int)pool->base.res_cap->num_dsc; i++) { in dcn31_hubp_create()
2239 for (i = 0; i < pool->base.res_cap->num_dsc; i++) {
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn316/ |
| H A D | dcn316_resource.c | 879 .num_dsc = 3,
1534 for (i = 0; i < (unsigned int)pool->base.res_cap->num_dsc; i++) { in dcn31_hubp_create()
2137 for (i = 0; i < pool->base.res_cap->num_dsc; i++) {
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn351/ |
| H A D | dcn351_resource.c | 711 .num_dsc = 4,
1584 for (i = 0; i < (unsigned int)pool->base.res_cap->num_dsc; i++) { in dcn35_hubp_create()
2261 for (i = 0; i < pool->base.res_cap->num_dsc; i++) {
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn35/ |
| H A D | dcn35_resource.c | 731 .num_dsc = 4,
1604 for (i = 0; i < (unsigned int)pool->base.res_cap->num_dsc; i++) { in dcn35_hubp_create()
2289 for (i = 0; i < pool->base.res_cap->num_dsc; i++) {
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn31/ |
| H A D | dcn31_resource.c | 885 .num_dsc = 3,
1539 for (i = 0; i < (unsigned int)pool->base.res_cap->num_dsc; i++) { in dcn31_hubp_create()
2321 for (i = 0; i < pool->base.res_cap->num_dsc; i++) { in dcn31_update_dc_state_for_encoder_switch()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn315/ |
| H A D | dcn315_resource.c | 884 .num_dsc = 3,
1541 for (i = 0; i < (unsigned int)pool->base.res_cap->num_dsc; i++) { in dcn31_hubp_create()
2273 for (i = 0; i < pool->base.res_cap->num_dsc; i++) {
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn36/ |
| H A D | dcn36_resource.c | 718 .num_dsc = 4,
1591 for (i = 0; i < (unsigned int)pool->base.res_cap->num_dsc; i++) { in dcn35_hubp_create()
2259 for (i = 0; i < pool->base.res_cap->num_dsc; i++) {
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn321/ |
| H A D | dcn321_resource.c | 705 .num_dsc = 4,
1530 for (i = 0; i < (unsigned int)pool->base.res_cap->num_dsc; i++) { in dcn321_dwbc_create()
2123 for (i = 0; i < pool->base.res_cap->num_dsc; i++) {
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn30/ |
| H A D | dcn30_resource.c | 723 .num_dsc = 6,
1237 for (i = 0; i < (unsigned int)pool->base.res_cap->num_dsc; i++) { in dcn30_hubp_create()
2710 for (i = 0; i < (unsigned int)pool->base.res_cap->num_dsc; i++) {
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn32/ |
| H A D | dcn32_resource.c | 715 .num_dsc = 4,
1555 for (i = 0; i < (unsigned int)pool->base.res_cap->num_dsc; i++) { in dcn32_dwbc_create()
2635 for (i = 0; i < pool->base.res_cap->num_dsc; i++) {
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
| H A D | dcn20_fpu.c | 92 .num_dsc = 6,
158 .num_dsc = 5,
560 .num_dsc = 3,
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn201/ |
| H A D | dcn201_resource.c | 571 .num_dsc = 0,
|