| /linux/drivers/gpu/drm/amd/include/asic_reg/uvd/ |
| H A D | uvd_5_0_d.h | 42 #define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW 0x3c5f macro
|
| H A D | uvd_6_0_d.h | 53 #define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW 0x3c5f macro
|
| H A D | uvd_7_0_offset.h | 108 #define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW … macro
|
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | vcn_v2_0.c | 385 WREG32_SOC15(UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW, in vcn_v2_0_mc_resume()
392 WREG32_SOC15(UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW, in vcn_v2_0_mc_resume()
440 UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW), in vcn_v2_0_mc_resume_dpg_mode()
449 UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW), 0, 0, indirect); in vcn_v2_0_mc_resume_dpg_mode()
458 UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW), in vcn_v2_0_mc_resume_dpg_mode()
1935 mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW), in vcn_v2_0_start_sriov()
1945 mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW), in vcn_v2_0_start_sriov()
|
| H A D | vcn_v2_5.c | 473 WREG32_SOC15(VCN, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW, in vcn_v2_5_mc_resume()
480 WREG32_SOC15(VCN, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW, in vcn_v2_5_mc_resume()
526 VCN, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW), in vcn_v2_5_mc_resume_dpg_mode()
535 VCN, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW), 0, 0, indirect); in vcn_v2_5_mc_resume_dpg_mode()
544 VCN, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW), in vcn_v2_5_mc_resume_dpg_mode()
1295 mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW), in vcn_v2_5_sriov_start()
1307 mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW), in vcn_v2_5_sriov_start()
|
| H A D | vcn_v3_0.c | 500 WREG32_SOC15(VCN, inst, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW, in vcn_v3_0_mc_resume()
507 WREG32_SOC15(VCN, inst, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW, in vcn_v3_0_mc_resume()
552 VCN, inst_idx, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW), in vcn_v3_0_mc_resume_dpg_mode()
561 VCN, inst_idx, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW), 0, 0, indirect); in vcn_v3_0_mc_resume_dpg_mode()
570 VCN, inst_idx, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW), in vcn_v3_0_mc_resume_dpg_mode()
1382 mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW), in vcn_v3_0_start_sriov()
1393 mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW), in vcn_v3_0_start_sriov()
|
| H A D | uvd_v7_0.c | 683 WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW, in uvd_v7_0_mc_resume()
694 WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW, in uvd_v7_0_mc_resume()
828 mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW), in uvd_v7_0_sriov_start()
836 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW), in uvd_v7_0_sriov_start()
|
| H A D | vcn_v1_0.c | 353 WREG32_SOC15(UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW, in vcn_v1_0_mc_resume_spg_mode()
360 WREG32_SOC15(UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW, in vcn_v1_0_mc_resume_spg_mode()
420 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW, in vcn_v1_0_mc_resume_dpg_mode()
430 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW, in vcn_v1_0_mc_resume_dpg_mode()
|
| H A D | uvd_v5_0.c | 287 WREG32(mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW, in uvd_v5_0_mc_resume()
|
| H A D | uvd_v6_0.c | 611 WREG32(mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW, in uvd_v6_0_mc_resume()
|
| /linux/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
| H A D | vcn_1_0_offset.h | 234 #define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW … macro
|
| H A D | vcn_2_5_offset.h | 865 #define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW … macro
|
| H A D | vcn_2_0_0_offset.h | 944 #define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW … macro
|
| H A D | vcn_3_0_0_offset.h | 1283 #define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW … macro
|