Home
last modified time | relevance | path

Searched refs:ltq_w32 (Results 1 – 8 of 8) sorted by relevance

/linux/arch/mips/lantiq/falcon/
H A Dreset.c40 ltq_w32(BOOT_PW1, (void *)BOOT_PW1_REG); /* 'LTQ\0' */ in machine_restart()
41 ltq_w32(BOOT_PW2, (void *)BOOT_PW2_REG); /* '\0QTL' */ in machine_restart()
42 ltq_w32(0, (void *)BOOT_REG_BASE); /* reset Bootreg RVEC */ in machine_restart()
45 ltq_w32(WDT_PW1, (void *)WDT_REG_BASE); in machine_restart()
46 ltq_w32(WDT_PW2 | in machine_restart()
H A Dsysctrl.c65 #define sysctl_w32(m, x, y) ltq_w32((x), sysctl_membase[m] + (y))
70 #define status_w32(x, y) ltq_w32((x), status_membase + (y))
/linux/arch/mips/include/asm/mach-lantiq/
H A Dlantiq.h15 #define ltq_w32(val, reg) __raw_writel(val, reg) macro
17 ltq_w32((ltq_r32(reg) & ~(clear)) | (set), reg)
22 #define ltq_ebu_w32(x, y) ltq_w32((x), ltq_ebu_membase + (y))
/linux/arch/mips/include/asm/mach-lantiq/falcon/
H A Dlantiq_soc.h50 #define ltq_ebu_w32(x, y) ltq_w32((x), ltq_ebu_membase + (y))
53 #define ltq_sys1_w32(x, y) ltq_w32((x), ltq_sys1_membase + (y))
/linux/arch/mips/pci/
H A Dops-lantiq.c47 ltq_w32(swab32(*data), ((u32 *)cfg_base)); in ltq_pci_config_access()
61 ltq_w32(temp, ((u32 *)cfg_base)); in ltq_pci_config_access()
/linux/arch/mips/lantiq/xway/
H A Dgptu.c59 #define gptu_w32(x, y) ltq_w32((x), gptu_membase + (y))
H A Dsysctrl.c146 #define pmu_w32(x, y) ltq_w32((x), pmu_membase + (y))
/linux/drivers/pinctrl/
H A Dpinctrl-falcon.c40 #define pad_w32(p, val, reg) ltq_w32(val, p + reg)