Home
last modified time | relevance | path

Searched refs:gen_synth0_1_parents (Results 1 – 2 of 2) sorted by relevance

/linux/drivers/clk/spear/
H A Dspear1340_clock.c434 static const char *gen_synth0_1_parents[] = { "vco1div4_clk", "vco3div2_clk", variable
890 clk = clk_register_mux(NULL, "gen_syn0_1_mclk", gen_synth0_1_parents, in spear1340_clk_init()
891 ARRAY_SIZE(gen_synth0_1_parents), in spear1340_clk_init()
H A Dspear1310_clock.c367 static const char *gen_synth0_1_parents[] = { "vco1div4_clk", "vco3div2_clk", variable
805 clk = clk_register_mux(NULL, "gen_syn0_1_mclk", gen_synth0_1_parents, in spear1310_clk_init()
806 ARRAY_SIZE(gen_synth0_1_parents), in spear1310_clk_init()