Home
last modified time | relevance | path

Searched refs:dpll_state (Results 1 – 8 of 8) sorted by relevance

/linux/include/linux/mfd/
H A Didt82p33_reg.h105 enum dpll_state { enum
H A DidtRC38xxx_reg.h156 enum dpll_state { enum
H A Didt8a340_reg.h738 enum dpll_state { enum
/linux/drivers/net/ethernet/intel/ice/
H A Dice_dpll.h100 * @dpll_state: current dpll sync state
119 enum dpll_lock_status dpll_state;
115 enum dpll_lock_status dpll_state; global() member
H A Dice_dpll.c866 *status = d->dpll_state;
2937 if (d->prev_dpll_state != d->dpll_state) { in ice_dpll_periodic_work()
2938 d->prev_dpll_state = d->dpll_state; in ice_dpll_periodic_work()
3082 &d->phase_offset, &d->dpll_state);
3087 d->dpll_state, d->prev_dpll_state, d->mode);
3096 if (d->dpll_state == DPLL_LOCK_STATUS_LOCKED || in ice_dpll_get_pins()
3097 d->dpll_state == DPLL_LOCK_STATUS_LOCKED_HO_ACQ) in ice_dpll_get_pins()
3103 if (d->dpll_state == DPLL_LOCK_STATUS_HOLDOVER || in ice_dpll_get_pins()
3104 d->dpll_state == DPLL_LOCK_STATUS_UNLOCKED) { in ice_dpll_get_pins()
4677 dt->dpll_state
[all...]
H A Dice_ptp_hw.c6095 * @dpll_state: state of the DPLL (output) in ice_get_cgu_state()
6106 enum dpll_lock_status *dpll_state) in ice_get_cgu_state()
6127 if (!dpll_state)
6139 *dpll_state = DPLL_LOCK_STATUS_LOCKED_HO_ACQ; in ice_get_cgu_rclk_pin_info()
6141 *dpll_state = DPLL_LOCK_STATUS_LOCKED; in ice_get_cgu_rclk_pin_info()
6144 *dpll_state = DPLL_LOCK_STATUS_HOLDOVER; in ice_get_cgu_rclk_pin_info()
6146 *dpll_state = DPLL_LOCK_STATUS_UNLOCKED; in ice_get_cgu_rclk_pin_info()
6069 ice_get_cgu_state(struct ice_hw * hw,u8 dpll_idx,enum dpll_lock_status last_dpll_state,u8 * pin,u8 * ref_state,u8 * eec_mode,s64 * phase_offset,enum dpll_lock_status * dpll_state) ice_get_cgu_state() argument
H A Dice_common.c5513 * @dpll_state: current DPLL state
5522 u8 *dpll_state, u8 *config, s64 *phase_offset, in ice_aq_get_cgu_dpll_status()
5536 *dpll_state = cmd->dpll_state; in ice_aq_get_cgu_dpll_status()
5520 ice_aq_get_cgu_dpll_status(struct ice_hw * hw,u8 dpll_num,u8 * ref_state,u8 * dpll_state,u8 * config,s64 * phase_offset,u8 * eec_mode) ice_aq_get_cgu_dpll_status() argument
/linux/drivers/gpu/drm/i915/display/
H A Dintel_display_types.h649 struct intel_dpll_state dpll_state[I915_NUM_PLLS]; member