Home
last modified time | relevance | path

Searched refs:dcc (Results 1 – 25 of 47) sorted by relevance

12

/linux/Documentation/ABI/testing/
H A Ddebugfs-driver-dcc1 What: /sys/kernel/debug/dcc/.../ready
5 This file is used to check the status of the dcc
7 A 'Y' here indicates dcc is ready.
9 What: /sys/kernel/debug/dcc/.../trigger
17 What: /sys/kernel/debug/dcc/.../config_reset
22 a dcc driver to the default configuration. When '1'
27 What: /sys/kernel/debug/dcc/.../[list-number]/config
34 can be one of following dcc instructions: read,
45 echo R <addr> <n> <bus> >/sys/kernel/debug/dcc/../[list-number]/config
65 echo W <addr> <n> <bus type> > /sys/kernel/debug/dcc/../[list-number]/config
[all …]
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn201/
H A Ddcn201_hubp.c48 struct dc_plane_dcc_param *dcc, in hubp201_program_surface_config() argument
52 hubp1_dcc_control(hubp, dcc->enable, dcc->independent_64b_blks); in hubp201_program_surface_config()
54 hubp1_program_size(hubp, format, plane_size, dcc); in hubp201_program_surface_config()
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_plane.c267 const struct dc_plane_dcc_param *dcc, in amdgpu_dm_plane_validate_dcc() argument
278 if (!dcc->enable) in amdgpu_dm_plane_validate_dcc()
304 if (dcc->independent_64b_blks == 0 && in amdgpu_dm_plane_validate_dcc()
317 struct dc_plane_dcc_param *dcc, in amdgpu_dm_plane_fill_gfx9_plane_attributes_from_modifiers() argument
332 dcc->enable = 1; in amdgpu_dm_plane_fill_gfx9_plane_attributes_from_modifiers()
333 dcc->meta_pitch = afb->base.pitches[1]; in amdgpu_dm_plane_fill_gfx9_plane_attributes_from_modifiers()
334 dcc->independent_64b_blks = independent_64b_blks; in amdgpu_dm_plane_fill_gfx9_plane_attributes_from_modifiers()
337 dcc->dcc_ind_blk = hubp_ind_block_64b_no_128bcl; in amdgpu_dm_plane_fill_gfx9_plane_attributes_from_modifiers()
339 dcc->dcc_ind_blk = hubp_ind_block_128b; in amdgpu_dm_plane_fill_gfx9_plane_attributes_from_modifiers()
341 dcc->dcc_ind_blk = hubp_ind_block_64b; in amdgpu_dm_plane_fill_gfx9_plane_attributes_from_modifiers()
[all …]
H A Damdgpu_dm_plane.h52 struct dc_plane_dcc_param *dcc,
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/
H A Ddml21_translation_helper.c376 surface->dcc.enable = false; in populate_dml21_dummy_surface_cfg()
377 surface->dcc.informative.dcc_rate_plane0 = 1.0; in populate_dml21_dummy_surface_cfg()
378 surface->dcc.informative.dcc_rate_plane1 = 1.0; in populate_dml21_dummy_surface_cfg()
379 surface->dcc.informative.fraction_of_zero_size_request_plane0 = 0; in populate_dml21_dummy_surface_cfg()
380 surface->dcc.informative.fraction_of_zero_size_request_plane1 = 0; in populate_dml21_dummy_surface_cfg()
442 surface->dcc.enable = plane_state->dcc.enable; in populate_dml21_surface_config_from_plane_state()
443 surface->dcc.informative.dcc_rate_plane0 = 1.0; in populate_dml21_surface_config_from_plane_state()
444 surface->dcc.informative.dcc_rate_plane1 = 1.0; in populate_dml21_surface_config_from_plane_state()
445 …surface->dcc.informative.fraction_of_zero_size_request_plane0 = plane_state->dcc.independent_64b_b… in populate_dml21_surface_config_from_plane_state()
446 …surface->dcc.informative.fraction_of_zero_size_request_plane1 = plane_state->dcc.independent_64b_b… in populate_dml21_surface_config_from_plane_state()
[all …]
/linux/drivers/bus/
H A Dvexpress-config.c108 u32 *position, u32 *dcc) in vexpress_config_get_topo() argument
116 vexpress_config_find_prop(node, "arm,vexpress,dcc", dcc); in vexpress_config_get_topo()
257 u32 site, position, dcc; in vexpress_syscfg_regmap_init() local
261 &position, &dcc); in vexpress_syscfg_regmap_init()
301 func, site, position, dcc, in vexpress_syscfg_regmap_init()
304 func->template[i] = SYS_CFGCTRL_DCC(dcc); in vexpress_syscfg_regmap_init()
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn30/
H A Ddcn30_hubp.c367 struct dc_plane_dcc_param *dcc) in hubp3_dcc_control_sienna_cichlid() argument
372 PRIMARY_SURFACE_DCC_EN, dcc->enable, in hubp3_dcc_control_sienna_cichlid()
373 PRIMARY_SURFACE_DCC_IND_BLK, dcc->dcc_ind_blk, in hubp3_dcc_control_sienna_cichlid()
374 PRIMARY_SURFACE_DCC_IND_BLK_C, dcc->dcc_ind_blk_c, in hubp3_dcc_control_sienna_cichlid()
375 SECONDARY_SURFACE_DCC_EN, dcc->enable, in hubp3_dcc_control_sienna_cichlid()
376 SECONDARY_SURFACE_DCC_IND_BLK, dcc->dcc_ind_blk, in hubp3_dcc_control_sienna_cichlid()
377 SECONDARY_SURFACE_DCC_IND_BLK_C, dcc->dcc_ind_blk_c); in hubp3_dcc_control_sienna_cichlid()
417 struct dc_plane_dcc_param *dcc, in hubp3_program_surface_config() argument
423 hubp3_dcc_control_sienna_cichlid(hubp, dcc); in hubp3_program_surface_config()
425 hubp2_program_size(hubp, format, plane_size, dcc); in hubp3_program_surface_config()
/linux/arch/arm64/boot/dts/xilinx/
H A Dzynqmp-zcu1275-revA.dts22 serial1 = &dcc;
37 &dcc {
H A Dzynqmp-zc1254-revA.dts22 serial1 = &dcc;
37 &dcc {
H A Dzynqmp-zc1232-revA.dts21 serial1 = &dcc;
36 &dcc {
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn10/
H A Ddcn10_hubp.c167 struct dc_plane_dcc_param *dcc) in hubp1_program_size() argument
180 meta_pitch = dcc->meta_pitch - 1; in hubp1_program_size()
182 meta_pitch_c = dcc->meta_pitch_c - 1; in hubp1_program_size()
185 meta_pitch = dcc->meta_pitch - 1; in hubp1_program_size()
190 if (!dcc->enable) { in hubp1_program_size()
562 struct dc_plane_dcc_param *dcc, in hubp1_program_surface_config() argument
566 hubp1_dcc_control(hubp, dcc->enable, dcc->independent_64b_blks); in hubp1_program_surface_config()
568 hubp1_program_size(hubp, format, plane_size, dcc); in hubp1_program_surface_config()
/linux/drivers/gpu/drm/i915/gt/
H A Dintel_ggtt_fencing.c671 u32 dcc = intel_uncore_read(uncore, DCC); in detect_bit_6_swizzle() local
682 switch (dcc & DCC_ADDRESSING_MODE_MASK) { in detect_bit_6_swizzle()
689 if (dcc & DCC_CHANNEL_XOR_DISABLE) { in detect_bit_6_swizzle()
696 } else if ((dcc & DCC_CHANNEL_XOR_BIT_17) == 0) { in detect_bit_6_swizzle()
715 if (dcc == 0xffffffff) { in detect_bit_6_swizzle()
/linux/drivers/usb/typec/ucsi/
H A Ducsi_huawei_gaokun.c216 u8 dcc, ddi; in gaokun_ucsi_port_update() local
218 dcc = port_data[offset]; in gaokun_ucsi_port_update()
223 port->ccx = FIELD_GET(GAOKUN_CCX_MASK, dcc); in gaokun_ucsi_port_update()
224 port->mux = FIELD_GET(GAOKUN_MUX_MASK, dcc); in gaokun_ucsi_port_update()
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn401/
H A Ddcn401_hubp.c573 struct dc_plane_dcc_param *dcc) in hubp401_dcc_control() argument
578 PRIMARY_SURFACE_DCC_EN, dcc->enable, in hubp401_dcc_control()
579 SECONDARY_SURFACE_DCC_EN, dcc->enable); in hubp401_dcc_control()
599 struct dc_plane_dcc_param *dcc) in hubp401_program_size() argument
635 struct dc_plane_dcc_param *dcc, in hubp401_program_surface_config() argument
641 hubp401_dcc_control(hubp, dcc); in hubp401_program_surface_config()
643 hubp401_program_size(hubp, format, plane_size, dcc); in hubp401_program_surface_config()
/linux/arch/arm/boot/dts/arm/
H A Dvexpress-v2p-ca5s.dts144 dcc {
202 temp-dcc {
H A Dvexpress-v2p-ca15-tc1.dts141 dcc {
217 temp-dcc {
H A Dvexpress-v2p-ca15_a7.dts252 dcc {
373 temp-dcc {
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn20/
H A Ddcn20_hubp.c332 struct dc_plane_dcc_param *dcc) in hubp2_program_size() argument
350 meta_pitch = dcc->meta_pitch - 1; in hubp2_program_size()
352 meta_pitch_c = dcc->meta_pitch_c - 1; in hubp2_program_size()
355 meta_pitch = dcc->meta_pitch - 1; in hubp2_program_size()
360 if (!dcc->enable) { in hubp2_program_size()
556 struct dc_plane_dcc_param *dcc, in hubp2_program_surface_config() argument
562 hubp2_dcc_control(hubp, dcc->enable, dcc->independent_64b_blks); in hubp2_program_surface_config()
564 hubp2_program_size(hubp, format, plane_size, dcc); in hubp2_program_surface_config()
/linux/drivers/s390/cio/
H A Dqdio_main.c726 int dstat, int dcc) in qdio_establish_handle_irq() argument
734 if (dcc == 1) in qdio_establish_handle_irq()
754 int cstat, dstat, rc, dcc; in qdio_int_handler() local
774 dcc = scsw_cmd_is_valid_cc(&irb->scsw) ? irb->scsw.cmd.cc : 0; in qdio_int_handler()
779 rc = qdio_establish_handle_irq(irq_ptr, cstat, dstat, dcc); in qdio_int_handler()
793 else if (dcc == 1) in qdio_int_handler()
/linux/drivers/tty/hvc/
H A Dhvc_dcc.c63 EARLYCON_DECLARE(dcc, dcc_early_console_setup);
/linux/arch/arm64/boot/dts/arm/
H A Dvexpress-v2f-1xv7-ca53x2.dts110 dcc {
/linux/drivers/gpu/drm/amd/display/dc/dml/calcs/
H A Ddcn_calcs.c323 input->src.dcc = pipe->plane_state->dcc.enable ? 1 : 0; in pipe_ctx_to_e2e_pipe_params()
333 input->src.dcc = pipe->plane_res.dpp->ctx->dc->res_pool->hubbub->funcs-> in pipe_ctx_to_e2e_pipe_params()
337 input->src.meta_pitch = pipe->plane_state->dcc.meta_pitch; in pipe_ctx_to_e2e_pipe_params()
993 v->dcc_enable[input_idx] = pipe->plane_state->dcc.enable ? dcn_bw_yes : dcn_bw_no; in dcn_validate_bandwidth()
/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_mem_input.c656 struct dc_plane_dcc_param *dcc, in dce_mi_program_surface_config() argument
676 struct dc_plane_dcc_param *dcc, in dce60_mi_program_surface_config() argument
/linux/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_mode_lib.c184 dml_print("DML PARAMS: dcc = %d\n", pipe_src->dcc); in dml_log_pipe_params()
H A Ddisplay_mode_structs.h386 unsigned char dcc; member

12