Home
last modified time | relevance | path

Searched refs:clk_range (Results 1 – 20 of 20) sorted by relevance

/linux/drivers/clk/at91/
H A Dpmc.h35 struct clk_range { struct
52 struct clk_range output; argument
76 struct clk_range input;
78 const struct clk_range *output;
79 const struct clk_range *core_output;
143 struct clk_range *range);
165 const struct clk_range *range, int chg_pid);
225 u32 id, const struct clk_range *range,
H A Dsam9x7.c63 static const struct clk_range plla_core_outputs[] = {
67 static const struct clk_range upll_core_outputs[] = {
71 static const struct clk_range lvdspll_core_outputs[] = {
75 static const struct clk_range audiopll_core_outputs[] = {
79 static const struct clk_range plladiv2_core_outputs[] = {
84 static const struct clk_range plla_outputs[] = {
88 static const struct clk_range upll_outputs[] = {
92 static const struct clk_range lvdspll_outputs[] = {
96 static const struct clk_range audiopll_outputs[] = {
100 static const struct clk_range plladiv2_outputs[] = {
[all …]
H A Dat91sam9260.c46 static const struct clk_range sam9260_plla_outputs[] = {
63 static const struct clk_range sam9260_pllb_outputs[] = {
133 static const struct clk_range sam9g20_plla_outputs[] = {
156 static const struct clk_range sam9g20_pllb_outputs[] = {
187 static const struct clk_range sam9261_plla_outputs[] = {
204 static const struct clk_range sam9261_pllb_outputs[] = {
267 static const struct clk_range sam9263_pll_outputs[] = {
H A Dsam9x60.c25 static const struct clk_range plla_outputs[] = {
30 static const struct clk_range core_outputs[] = {
42 static const struct clk_range upll_outputs[] = {
160 struct clk_range r;
189 struct clk_range range = CLK_RANGE(0, 0); in sam9x60_pmc_setup()
H A Dat91sam9n12.c22 static const struct clk_range plla_outputs[] = {
43 static const struct clk_range pllb_outputs[] = {
114 struct clk_range range = CLK_RANGE(0, 0); in at91sam9n12_pmc_setup()
H A Dsama5d2.c21 static const struct clk_range plla_outputs[] = {
63 struct clk_range r;
130 struct clk_range r;
167 struct clk_range range = CLK_RANGE(0, 0); in sama5d2_pmc_setup()
H A Dsama7d65.c101 static const struct clk_range cpu_pll_outputs[] = {
106 static const struct clk_range pll_outputs[] = {
114 static const struct clk_range lvdspll_outputs[] = {
118 static const struct clk_range upll_outputs[] = {
123 static const struct clk_range core_outputs[] = {
127 static const struct clk_range lvdspll_core_outputs[] = {
131 static const struct clk_range upll_core_outputs[] = {
604 struct clk_range r;
700 struct clk_range r;
H A Dsama5d4.c21 static const struct clk_range plla_outputs[] = {
131 struct clk_range range = CLK_RANGE(0, 0); in sama5d4_pmc_setup()
H A Dsama5d3.c21 static const struct clk_range plla_outputs[] = {
63 struct clk_range r;
H A Dat91sam9x5.c22 static const struct clk_range plla_outputs[] = {
136 struct clk_range range = CLK_RANGE(0, 0); in at91sam9x5_pmc_setup()
H A Dclk-generated.c24 struct clk_range range;
324 const struct clk_range *range, in at91_clk_register_generated()
H A Ddt-compat.c133 struct clk_range range = CLK_RANGE(0, 0); in of_sama5d2_clk_generated_setup()
495 struct clk_range range = CLK_RANGE(0, 0); in of_at91_clk_periph_setup()
550 struct clk_range input; in of_at91_clk_pll_get_characteristics()
551 struct clk_range *output; in of_at91_clk_pll_get_characteristics()
H A Dpmc.c25 struct clk_range *range) in of_at91_get_clk_range()
H A Dsama7g5.c96 static const struct clk_range cpu_pll_outputs[] = {
101 static const struct clk_range pll_outputs[] = {
106 static const struct clk_range core_outputs[] = {
463 struct clk_range r;
559 struct clk_range r;
H A Dat91sam9rl.c19 static const struct clk_range sam9rl_plla_outputs[] = {
H A Dat91rm9200.c30 static const struct clk_range rm9200_pll_outputs[] = {
H A Dclk-peripheral.c36 struct clk_range range;
463 u32 id, const struct clk_range *range, in at91_clk_register_sam9x5_peripheral()
H A Dat91sam9g45.c21 static const struct clk_range plla_outputs[] = {
/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dvega12_hwmgr.h394 struct vega12_clock_range clk_range[PPCLK_COUNT]; member
H A Dvega12_hwmgr.c1031 i, &(data->clk_range[i])), in vega12_get_all_clock_ranges()
1848 *clock = data->clk_range[clock_select].ACMax; in vega12_get_clock_ranges()
1850 *clock = data->clk_range[clock_select].ACMin; in vega12_get_clock_ranges()