Home
last modified time | relevance | path

Searched refs:MAX_INSTANCE (Results 1 – 22 of 22) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/
H A Ddcn316_smu.c34 #define MAX_INSTANCE 7 macro
42 struct IP_BASE_INSTANCE instance[MAX_INSTANCE];
/linux/drivers/gpu/drm/amd/include/
H A Dcyan_skillfish_ip_offset.h24 #define MAX_INSTANCE 6 macro
33 struct IP_BASE_INSTANCE instance[MAX_INSTANCE];
H A Dnavi10_ip_offset.h24 #define MAX_INSTANCE 6 macro
33 struct IP_BASE_INSTANCE instance[MAX_INSTANCE];
H A Dnavi14_ip_offset.h24 #define MAX_INSTANCE 7 macro
33 struct IP_BASE_INSTANCE instance[MAX_INSTANCE];
H A Dnavi12_ip_offset.h24 #define MAX_INSTANCE 7 macro
33 struct IP_BASE_INSTANCE instance[MAX_INSTANCE];
H A Ddimgrey_cavefish_ip_offset.h24 #define MAX_INSTANCE 7 macro
33 struct IP_BASE_INSTANCE instance[MAX_INSTANCE];
H A Dvega20_ip_offset.h24 #define MAX_INSTANCE 6 macro
33 struct IP_BASE_INSTANCE instance[MAX_INSTANCE];
H A Dsienna_cichlid_ip_offset.h24 #define MAX_INSTANCE 7 macro
33 struct IP_BASE_INSTANCE instance[MAX_INSTANCE];
H A Dbeige_goby_ip_offset.h25 #define MAX_INSTANCE 7 macro
34 struct IP_BASE_INSTANCE instance[MAX_INSTANCE];
H A Dvega10_ip_offset.h24 #define MAX_INSTANCE 5 macro
32 struct IP_BASE_INSTANCE instance[MAX_INSTANCE];
H A Drenoir_ip_offset.h24 #define MAX_INSTANCE 7 macro
33 struct IP_BASE_INSTANCE instance[MAX_INSTANCE];
H A Dyellow_carp_offset.h6 #define MAX_INSTANCE 7 macro
15 struct IP_BASE_INSTANCE instance[MAX_INSTANCE];
H A Dvangogh_ip_offset.h27 #define MAX_INSTANCE 8 macro
36 struct IP_BASE_INSTANCE instance[MAX_INSTANCE];
H A Darct_ip_offset.h24 #define MAX_INSTANCE 8 macro
33 struct IP_BASE_INSTANCE instance[MAX_INSTANCE];
H A Daldebaran_ip_offset.h24 #define MAX_INSTANCE 7 macro
32 struct IP_BASE_INSTANCE instance[MAX_INSTANCE];
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dcyan_skillfish_reg_init.c37 for (i = 0 ; i < MAX_INSTANCE ; ++i) { in cyan_skillfish_reg_base_init()
H A Ddimgrey_cavefish_reg_init.c34 for (i = 0 ; i < MAX_INSTANCE ; ++i) { in dimgrey_cavefish_reg_base_init()
H A Daldebaran_reg_init.c33 for (i = 0 ; i < MAX_INSTANCE ; ++i) { in aldebaran_reg_base_init()
H A Darct_reg_init.c33 for (i = 0 ; i < MAX_INSTANCE ; ++i) { in arct_reg_base_init()
H A Dvega10_reg_init.c33 for (i = 0 ; i < MAX_INSTANCE ; ++i) { in vega10_reg_base_init()
H A Dvega20_reg_init.c33 for (i = 0 ; i < MAX_INSTANCE ; ++i) { in vega20_reg_base_init()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn314/
H A Ddcn314_resource.c112 #define MAX_INSTANCE 7 macro